

Real-Time Software Design and Analysis of Reconfigurable Multi-Sensor Based Systems

David Bernard Stewart

Submitted in partial fulfillment
of the requirements for the degree of
Doctor of Philosophy
in Electrical Engineering

Department of Electrical and Computer Engineering
Carnegie Mellon University
Pittsburgh, Pennsylvania 15213-3890

April 1, 1994

Copyright © 1994 Carnegie Mellon University

Table of Contents

List of Illustrations	vii
List of Abbreviations and Acronyms	ix
Abstract	xi
Acknowledgments	xiii
Chapter 1	
Introduction	1
1.1 Overview.....	1
1.2 Motivation.....	1
1.3 Goals and Contributions	4
1.4 Organization of Thesis.....	5
Chapter 2	
A Review of Related Research	7
2.1 Introduction.....	7
2.2 Software Reuse for Real-Time Applications	7
2.2.1 Software Synthesis.....	7
2.2.2 Interface Adaptation Methods.....	9
2.2.3 Object-based and Object-oriented design.....	10
2.3 Port automaton theory.....	11
2.4 Reconfigurable Real-Time Systems	12
2.5 Software Architectures for Robotics.....	13
2.6 Real-Time Systems Theory.....	14
2.7 Real-time operating systems	16
2.8 Summary	17

Chapter 3	
Port-Based Objects	19
3.1 Introduction.....	19
3.2 Terminology.....	19
3.3 Port-Based Objects.....	24
3.3.1 Configuration Verification.....	27
3.4 Control Module Integration	28
3.5 Generic Framework of a Port-Based Object.....	30
3.6 C-language Interface Specification for Port-Based Objects	35
3.7 Automatic Generation of the C-Language Framework	42
3.8 Reconfigurable Module Specification: The .rmod file	43
3.8.1 Combining Objects	46
3.9 Software Libraries.....	47
3.10 Dynamic Reconfigurability.....	48
3.11 Summary	52
Chapter 4	
Software Assembly	53
4.1 Introduction.....	53
4.2 Structure of SBS master task	53
4.3 The Subsystem Definition (.sbs) File.....	54
4.4 Interface Commands	55
4.4.1 Command-line interface.....	55
4.4.2 External Subsystem Interface	59
4.4.3 Graphical User Interface	60
4.4.4 Autonomous Program	61
4.5 SBS Subsystem Internals	63
4.5.1 SBS Master Task Initialization	64
4.5.2 Spawn: creating a new task.....	67
4.5.3 Sending Signals to Tasks	68
4.6 Summary	69

Chapter 5	
Multiprocessor Real-Time Communication	71
5.1 Introduction.....	71
5.2 Review Of A Typical Backplane Configuration.....	72
5.3 Express Mail	75
5.3.1 Mailbox Structure	77
5.3.2 Interfacing with the Host Workstation.....	82
5.4 Basic IPC	84
5.4.1 Dynamically Allocatable Global Shared Memory.....	86
5.4.2 Remote Semaphores.....	87
5.4.3 Prioritized Message Passing	88
5.5 Global State Variable Table Mechanism	92
5.5.1 Implementation Overview	94
5.5.2 State Variable Configuration File	96
5.6 Inter-subsystem Communication	98
5.6.1 Chimera Implementation of TBUF.....	101
5.7 Summary	102
Chapter 6	
Real-time Scheduling for Reconfigurable Systems	103
6.1 Introduction.....	103
6.2 Local Real-Time Scheduling	104
6.2.1 Rate Monotonic Algorithm.....	104
6.2.2 Earliest-Deadline-First Scheduling Algorithm	105
6.2.3 Maximum-Urgency-First Algorithm (MUF)	106
6.2.4 Considering Data Flow in Scheduling Priority Assignment.....	110
6.3 Timing Failure Detection and Handling	113
6.4 Soft Real-Time Tasks	116
6.4.1 Implementation	118
6.5 Aperiodic Servers.....	119
6.5.1 Aperiodic Servers for the RM Algorithm	120
6.5.2 MUF Aperiodic Servers.....	121
6.5.3 Comparison of Aperiodic Servers.....	127

6.6	Multiprocessor Synchronization and Communication.....	128
6.6.1	Performance	133
6.7	Automatic Real-Time Task Profiling.....	136
6.7.1	Implementation	137
6.7.2	Manual Task Timing.....	141
6.8	Summary	142
Chapter 7		
Generic Hardware/Software Interfaces		143
7.1	Introduction.....	143
7.2	Reconfigurable I/O Device Drivers	144
7.2.1	IOD Programmer's Interface	146
7.3	Sensor/Actuator Independent Interface.....	152
7.4	Special Purpose Processors.....	155
7.4.1	SPP Objects.....	156
7.4.2	Chimera SPP Real-Time Executive	158
7.5	Summary	160
Chapter 8		
Fault Detection and Handling		161
8.1	Introduction.....	161
8.2	Global Error Handling	162
8.2.1	Implementation	163
8.3	Summary	164
Chapter 9		
Summary, Contributions, and Future Research.....		165
Appendix		169
Bibliography		173

List of Illustrations

Figure 3.1: Reusable software control modules within a reconfigurable system	20
Figure 3.2: Software framework for reconfigurable systems	22
Figure 3.3: Typical target hardware for a reconfigurable sensor-based control system. ...	25
Figure 3.4: Simple model of a port-based object, also called a control module.....	26
Figure 3.5: Fanning an output into multiple inputs	26
Figure 3.6: Joining multiple outputs into a single input	26
Figure 3.7: Example of PID joint control.	27
Figure 3.8: Structure of state variable table mechanism for control module integration	29
Figure 3.9: Example of module integration: Cartesian teleoperation.....	31
Figure 3.10: Generic framework of a port-based object.	33
Figure 3.11: Sample control module to be implemented.....	42
Figure 3.12: Example of reconfigurable module specification (.rmod) files.....	44
Figure 3.13: Example of combining modules: a computed torque controller	47
Figure 3.14: Sample control module library	49
Figure 3.15: Example of visual servoing using inverse dynamics control module	50
Figure 3.16: Example of visual servoing using damped least squares control module ...	50
Figure 4.1: The client-server model used for implementing the SBS mechanism	54
Figure 4.2: Structure of Chimera real-time IPC mechanisms.....	64
Figure 5.1: Memory map of express mail buffers for a system with 3 RTPUs.	77
Figure 5.2: Initial structure of a message queue object.	89
Figure 5.3: Flowchart of the sender and receiver for triple-buffered communication ...	100

Figure 6.1: Example comparing RM, EDF, and MUF algorithms	109
Figure 6.2: Encoded n -bit <i>Urgency</i> Value	110
Figure 6.3: Example of a simple two-task configuration.....	111
Figure 6.4: The effect of not considering data-flow in real-time scheduling.	112
Figure 6.5: Average error due to data-flow as a function of the tasks' periods.....	113
Figure 6.6: Sample execution profile of a soft real-time task.....	116
Figure 6.7: Server size as a function of periodic task utilization for various aperiodic servers.....	128
Figure 6.8: Worst-case schedulable bound as a function of periodic task utilization when using various aperiodic servers.....	129
Figure 6.9: Worst-case schedulable bound as a function of the server size for various aperiodic servers.....	130
Figure 6.10: Configuration for joint teleoperation of a PUMA manipulator.....	134
Figure 7.1: Sample PID control loop, demonstrating the use of constants for configuring a controller to a specific manipulator.....	153

List of Abbreviations and Acronyms

<i>ADC</i>	Analog-to-Digital Converter	<i>IOD</i>	Input/Output Device
<i>BLK</i>	Block (when used as a prefix)	<i>IPC</i>	Interprocessor Communication
<i>CF</i>	Cross Reference (“ <i>see also</i> ”)	<i>LAN</i>	Local-Area Network
<i>CFG</i>	Chimera Configuration File Reading Utility	<i>LIFO</i>	Last-In First-Out
<i>CMU</i>	Carnegie Mellon University	<i>MAX</i>	Maximum
<i>CPU</i>	Central Processing Unit (i.e. a microprocessor)	<i>MDS</i>	MUF Deferrable Server
<i>CRIT</i>	Criticality	<i>MEM</i>	Memory or Memory Board
<i>DAC</i>	Digital-to-Analog Converter	<i>MEZ</i>	Measured
<i>DDARM</i>	Direct Drive Arm [27], [78]	<i>MIN</i>	Minimum
<i>DH</i>	Denavit-Hartenberg Robot Parameters	<i>MSEC</i>	Milliseconds
<i>DOF</i>	Degrees of Freedom	<i>MSG</i>	Message
<i>EDF</i>	Earliest-Deadline-First	<i>MSS</i>	MUF Sporadic Server
<i>ENET</i>	Chimera Ethernet Interface	<i>MUF</i>	Maximum-Urgency-First
<i>FIFO</i>	First-In First-Out	<i>NDOF</i>	Number of Degrees of Freedom
<i>FPA</i>	Floating Point Accelerator	<i>OODB</i>	Object Oriented Database
<i>FREQ</i>	Frequency	<i>OOPL</i>	Object Oriented Programming Language
<i>HPF</i>	Highest Priority First	<i>OS</i>	Operating System
<i>HZ</i>	Hertz (cycles per second)	<i>OUT-CONST</i>	Output Port Constant
<i>INCONST</i>	Input Port Constant	<i>OUTVAR</i>	Output Port Variable
<i>INVAR</i>	Input Port Variable	<i>PIO</i>	Parallel Input/Output
<i>I/O</i>	Input/Output	<i>Q</i>	Joint Position

<i>Q[^] or QD</i>	“Q-dot”, Joint Velocity	<i>SAI</i>	Sensor-Actuator Interface
<i>R&A</i>	Robotics and Automation	<i>SBS</i>	Chimera Subsystem interface mechanism
<i>RCB</i>	Robot Control Board	<i>SEM</i>	Semaphore
<i>RDS</i>	RM Deferrable Server	<i>SHM</i>	Shared Memory
<i>REF</i>	Reference	<i>SIG</i>	Signal
<i>RIPE</i>	Robot Independent Programming Environment [42]	<i>SIO</i>	Serial Input/Output
<i>RM</i>	Rate-Monotonic	<i>SPP</i>	Special Purpose Processor
<i>RMMS</i>	Reconfigurable Modular Manipulator System [54]	<i>STASK</i>	Subsystem Task
<i>RMOD</i>	Reconfigurable Software Module	<i>SVAR</i>	State Variable
<i>RMW</i>	Read-Modify-Write intrusion	<i>TAS</i>	Test-and-set.
<i>RPC</i>	Remote Procedure Call	<i>TBUF</i>	Chimera Triple-buffer Communication Mechanism
<i>RSS</i>	RM Sporadic Server	<i>USEC</i>	Microseconds (also μsec)
<i>RT</i>	Real-time	<i>X</i>	Cartesian Position (SVAR prefix)
<i>RTOS</i>	Real-Time Operating System	<i>X[^] or XD</i>	“X-dot” Cartesian Velocity (SVAR prefix)
<i>RTPU</i>	Real-Time Processing Unit (i.e. a Single Board Computer)	<i>XM</i>	Express Mail

Abstract

Development time and cost of software for real-time multi-sensor based systems can be significantly reduced by reusing software from previous applications. With today's systems, however, even if some software is reused, a large amount of new code is still required to create the "glue" which integrates modules created by programmers at different sites.

In this dissertation, the design and analysis of reconfigurable real-time software which supports a software assembly paradigm is presented. The primary contributions of the work are a framework based on modelling software modules as dynamically reconfigurable port-based objects; and the identification, design, and implementation of operating system services required to support the new paradigm.

A port-based object combines the design of software using objects with the use of the port-automata theory for formally modelling concurrent processes. Each object executes asynchronously, and has a predefined set of methods. Communication with other objects occurs only through its ports, which are implemented as state variables within a distributed shared memory hardware environment. The operating system services that have been designed and implemented to support the integration of reconfigurable port-based objects without the need for writing or generating new glue code include a global state variable communication mechanism, multiprocessor subsystem control, automatic task profiling, reconfigurable device drivers, global error handling, and external subsystem interfaces.

In order to support the real-time scheduling of these dynamically reconfigurable task sets, a mixed-priority algorithm has been developed which combines the advantages of the rate

monotonic and earliest-deadline-first algorithms, and provides improved support of aperiodic servers and guarantees for soft real-time tasks.

Our reconfigurable software has been demonstrated in a joint Sandia National Laboratory and Carnegie Mellon University virtual laboratory demo, and is already being used by several institutions including NASA's Jet Propulsion Laboratory, Wright Patterson Air Force Base, and NIST (National Institute of Standards and Technology).

Acknowledgments

In the last several years that I have studied at Carnegie Mellon, I have accumulated a large list of people whom I would like to thank for their help, support, and friendship.

First, I would like to thank my advisor, Pradeep Khosla, for standing behind me the entire way, even though many of my ideas represented a radical change from traditional research in robotics. Not only did Pradeep provide guidance for me through my Masters and Ph.D. work, but he has also been a great publicist, giving me valuable exposure to the “real world.” I would also like to thank my undergraduate advisor at Concordia University, Rajni Patel, for encouraging me to apply to Carnegie Mellon, and hooking me up with Pradeep. Looking back through the years, I feel that coming to Carnegie Mellon is the best decision I could have made. I would also like to thank my committee members Takeo Kanade, Zary Segall, Jon Peha, and Samad Hayati for all of their useful comments and recommendations, as well as Mary Shaw, Rangunathan Rajkumar, Jay Strosnider, and Dan Katcher for their constructive criticism on draft copies of my technical reports and papers.

I am extremely grateful to Debbie Scappatura for all of the time and work she contributed to making my life as a graduate student much easier, even though she was under no obligation to do any of it. She and the other Porter Hall secretary and very good friend, Beth Cummins have also been great in bringing life to Porter Hall through their unique view of all of us engineers. I sincerely wish the best to both Debbie and Beth in finding an “I told you so.” I would like to thank Takeo’s secretaries Pauletta Pan and Carolyn Kraft for their help through the years. I am also grateful to Lynn Phillibin and Elaine Lawrence from the graduate office who continually provided guidance, especially in my first year at Carnegie Mellon when I was a lost puppy wandering aimlessly through the halls of Hammerschlag.

Three months after I started at Carnegie Mellon, I remember telling my Dad that I felt that I did not belong here, as everybody around seemed so much more knowledgeable and experienced than me. That quickly changed in the spring of 1989 when I met and began to work with Don Schmitz and Rich Volpe. Don had developed Chimera, and with him we worked on the initial designs of Chimera II. Although Don left Carnegie Mellon shortly after, the many hours of meetings every day got me up to par with the design and implementation of real-time operating systems. Rich was not only a colleague but a great friend. As a colleague we spent many late hours in the lab, discussing the needs and requirements of a software environment for robotics. The origins of the reconfigurable software methodology presented in this dissertation came from those meetings with him. As a friend, we hung out regularly and explored many places in Pittsburgh and surrounding areas. Even now that we live on opposite ends of the continent we still get together yearly to catch up and reminisce about old times and old girlfriends.

I would like to thank my friend and office-mate Matthew Gertz who was the first person, and may be the only person, to ever read through this dissertation word-for-word cover-to-cover. We spent several years working together, and I have to thank him for developing Onika which provides a colorful way for me to show off my work! He was also the source of many interesting stories over the years which broke the monotony of spending countless hours in the office, even though his puns are sometimes worse than my jokes. I would like to thank my other office-mates through the years: Wayne Carriker, Dean Hering, Marcel Bergerman, Fred Au, and Arun Krishnan. They provided a very friendly and often amusing atmosphere in Porter Hall B51. Many thanks to Matt Vea as well, who was my original office-mate in the dungeons of Porter Hall before the big move, and who taught me all of the ins and outs of life at Carnegie Mellon.

I would like to thank all the other members of the Advanced Manipulators Laboratory, including Nikolaous Papanikolopoulos, Chris Paredis, Brad Nelson, Richard Voyles, Dan Morrow, Anne Murray, Raju Matikalli, Eric Hoffman, Ben Brown, Todd Newton, and Mark Delouis, who constantly provided feedback to me about Chimera and the reconfig-

urable software, provided hardware support, and put up with constant revisions and bugs that crept up during the initial test versions of the software. I would like to thank Darin Ingimarsen for coming to Carnegie Mellon and taking over the grunt work in maintaining and continuing to develop Chimera so that my work will live on beyond my stay as a graduate student. He is not only an excellent engineer, but a great friend. I would also like to thank his wife Carolyn for the delicious dinners that she made during holidays when I could not be with my family back home.

While in Pittsburgh I have met many new people and made many friends. I would like to extend a heartfelt thank you to those friends for making these years my most memorable ones, especially to Becks Anderson, Bryce Cogswell, Amy Evans, Jill Hackenberg, Linda Helble, Maral Halajian, Machele Jaquai, Dipti Jani, Padma Lakshman, Jonathan Luntz, Parastu Mehta, Julie Reyer, Michael Schwartz, Dana Siciliano, and Joni Tornichio. I also want to thank one special friend, Laurie McNair, for all of our TB dinners and long talks. She was great for cheering me up when I was down, giving me a women's point of view, and being a great listener whenever I needed to confide in someone.

Pinball is my greatest diversion from the everyday dealings of work at Carnegie Mellon. I used the sport to meet new people, relieve any stress built up at school, as a fun pastime, and to satisfy my competitive urges. I would like to acknowledge my pinball buddies, who are all great friends and were always ready to play whenever I needed to get away from the office, including Robert Chesnavich, Ellen Frankel, Nancee Kumpfmiller, Jennifer Merri-man, Bill Kurtz, Steve Zumoff, Leslie Donovan, Jacki Hays, Kim McGuire, Melissa Schaffer, and Paul Sonier. I would also like to thank them for their support which propelled me to a second place finish at the 1994 World Pinball Championships.

I would like to thank the many organizations who have provided financial support for my research, including the Electrical and Computer Engineering Department and The Robotics Institute at Carnegie Mellon University, The Natural Sciences and Engineering Research Council (NSERC) of Canada, The Jet Propulsion Laboratory, NASA, ARPA, and Sandia National Laboratories.

Over five years ago I left my entire family to come to Pittsburgh. I would like to thank both the Propoggio family and the Pelaia family for making me part of their families.

Finally, and most importantly, I must thank my immediate family for their continued support and encouragement, which gave me the motivation and confidence necessary to complete my studies. In deepest appreciation, I dedicate my work and this dissertation to my Mom, Theresa, my Dad, John, and my brothers Andrew, Peter and John.

Chapter 1

Introduction

1.1 Overview

This dissertation addresses the software engineering of real-time systems as applied to multi-sensor based systems which are implemented in a multiprocessor environment. We present a comprehensive domain-specific software framework for the design and analysis of reconfigurable real-time systems, which can be used as the basis for software assembly. The framework includes software models for control modules, sensors, actuators, I/O devices, and special purpose processors. It includes analytical models for real-time scheduling of hard and soft real-time tasks, aperiodic servers, and communication mechanisms. System services have been incorporated into a real-time operating system in order to ease the development of multiprocessor applications, automatically profile user tasks, generate and handle various user and error signals, and communicate with external subsystems and hypermedia user interfaces.

The remainder of this chapter is organized as follows: we first present the motivation for our research in Section 1.2. The goals and contributions of this work are summarized in Section 1.3. Finally, in Section 1.4, the organization of the rest of this dissertation is outlined.

1.2 Motivation

Transfer and reuse of real-time application software is difficult and often seemingly impossible due to the incompatibility between hardware and systems software at different sites. This has meant that new technology developed at one site must be reinvented at other sites, if in fact it can be incorporated at all. Technology transfer, therefore, has been a very expensive endeavor, and the reuse of software from previous applications has been virtually non-existent.

For example, a user developing a real-time application may be in need of a specific software algorithm developed elsewhere. Currently, users may go to the library or search through the network for keywords, then find a book or journal article describing the mathematical theory or computer science algorithm, and perhaps also providing a description of their implementation. After they have printed a copy of the paper, they read the article closely, then spend significant time writing, testing, and debugging code to implement the algorithm. Once that is done, they write more code to integrate the new algorithm into their existing system, and perform further testing and debugging. This process can easily take days or weeks of the person's time for each algorithm needed for their application, and thus take many months to complete the programming of an entire application.

The ultimate application programming environment, however, would allow for complete software reuse and the ability to quickly transfer technology from remote sites. There would exist a global distributed software library based on the information super-highway, similar to the hypertext information system currently available through Mosaic. The user who needs the algorithm searches the library to find the appropriate book or article as they do today. However, when they find a suitable article, they not only get the theory from the article, but they can also follow a link to a reusable software module created by the authors with the algorithm already programmed and fully tested and debugged. With an action as simple as a mouse-click, that software algorithm is copied into the user's personal library, and is ready to be used in their application. This process takes a few minutes at most. The user can then assemble their software application by putting together these software building-blocks through use of a graphical user interface. Within hours, a complete application could have been assembled, as compared to the months that it would take using conventional methods.

These capabilities directly lead to the development of virtual laboratories, wherein applications for a sensor-based system located at a particular location can be created by assembling software modules designed at other sites, and executed in combination upon a hardware setup at yet another site. Ultimately, such systems will lead to the development of rapidly deployable systems and virtual factories, wherein sensor-based applications can be per-

formed remotely, using network-accessible time-shared facilities, from sites which otherwise would lack the necessary resources to accomplish the task. [17]

The transition from current programming practices to supporting the desirable environment outlined above for developing multi sensor-based systems can only occur if the following two issues are resolved:

- Development of reconfigurable software modules, and
- Automatic integration of these modules.

A reconfigurable software module is defined as being both modular and reusable, and implemented such that it is independent of the target application and independent of the target hardware setup [68]. Software that is stored in a global library and made available for immediate use by others must have these characteristics. Solving this issue involves developing models and interface specifications for software components that are independent of both the final application and semantics of the module, thus allowing it to be sufficiently general for implementing any functionality.

The integration of reconfigurable software modules involves providing the inter-module communication, executing the tasks in a multiprocessor environment, and guaranteeing that the time and resource constraints of all modules are met, thus ensuring the predictability of the real-time system. Software integration of reusable modules has been addressed by using software synthesis and interface adaptation methods. These methods involve integrating software by adding extra middle layers onto existing code and operating systems in order to allow the existing code to cooperate. The added software layers account for the deficiencies of the underlying operating system or the incompatible interfaces of the software modules. Although these solutions attempt to solve the problem, they do so without attacking the root of the problem, which is that the underlying software modules are not reconfigurable and that the operating system services are not designed for providing automatic integration and dynamic reconfigurability. The result is that these methods require complex knowledge bases and expert systems, and generally do not provide the performance or predictability required by real-time applications.

An alternate more desirable solution to the integration problem is to use software assembly, where reconfigurable modules can be integrated without the need for any “glue” code or middle layers. This can only be accomplished by attacking the problem at its source. First, software modules must be designed with reconfigurable interfaces from the outset. Second, at the core of any implementation are the real-time kernel and operating system, and they must be designed to provide the mechanisms and services necessary for integrating and dynamically reconfiguring these modules. Since there is no glue code, the overhead and complexity is reduced as compared to the software synthesis and interface adaptation methods. This results in better performance and reliability for the resulting systems.

In the next section we present the goal of this dissertation, which is to provide the interface specifications and operating system services to support the development and integration of reconfigurable software modules.

1.3 Goals and Contributions

The goal of the dissertation is to provide a comprehensive domain-specific software framework which supports software assembly. It is targeted towards the programmers and users of multi-sensor based systems, in order to improve the capabilities, reliability, and performance of the systems while at the same time significantly reducing development time and cost. To achieve this goal, our research was focused in two areas: software engineering and real-time systems. As a result, the primary contributions presented in this dissertation are twofold.

First, we modelled a reconfigurable software module as a port-based object. This involved combining the design of object-based software with the port-automaton theory. The model includes the port interface specifications for software integration, the timing specifications for ensuring that real-time constraints of the module are met, techniques for analyzing the correctness of software that has been assembled, and definition of the internal structure of a port-based object.

Second, we have identified the systems support services required by a real-time operating system to support automatic integration and dynamic reconfiguration through software as-

sembly. We have designed the Chimera RTOS [69] which incorporates these services. The unique services provided include a global state variable table mechanism, subsystem interface mechanisms, mixed-priority real-time scheduling which supports both hard and soft-ware real-time tasks, automatic task profiling, external subsystem interfaces, and reconfigurable device drivers.

The research presented in this dissertation is already in use by several projects at CMU and by labs at several outside institutions. At CMU, the projects currently using Chimera and the reconfigurable software include the Reconfigurable Modular Manipular System, the Troikabot System for Rapid Assembly, and the Self-Mobile Space Manipulator. Outside institutions using the reconfigurable software framework include NASA's Jet Propulsion Laboratory, Wright Patterson Air Force Base, Air Force Institute of Technology, University of Alberta, Concordia University, and the National Institute of Standards and Technology (NIST). A license to distribute Chimera 3.0 commercially has also been obtained by a Pittsburgh-based company.

1.4 Organization of Thesis

Having provided the motivation for our research we proceed to outline the contents of this dissertation. In Chapter 2, we discuss previous work related to designing reusable software for real-time applications. In Chapter 3, we present our novel concept of port-based objects, which form the basis for dynamically reconfigurable real-time software.

In Chapters 4 through 6, we present the the operating system services that have been developed especially to support the software assembly using the model of port-based objects detailed in Chapter 3. The user and program interfaces enabling software assembly are discussed in Chapter 4. The multi-processor communication which support the automatic integration and dynamic reconfiguration of port-based objects is described in Chapter 5. The real-time scheduling of a task set, made up of port-based objects, is described in Chapter 6.

In Chapters 7 and 8, we present additional operating system services which have been designed to improve the generality and reconfigurability of software modules. In Chapter 7

we present our designs of reconfigurable device drivers for I/O devices, sensors and actuators, and special purpose processors. In Chapter 8 we present some support for fault detection and handling within a reconfigurable system.

Finally, in Chapter 9, we summarize the research and contributions presented in this dissertation, and discuss several possible directions for continued research into the development of the software assembly of reconfigurable software for real-time applications.

Chapter 2

A Review of Related Research

2.1 Introduction

In order to create a software framework for reconfigurable real-time systems, there are many areas of research which must be considered. These include software engineering, real-time systems theory and implementation, and software architectures for the application domain of sensor-based systems. This chapter presents previous work in those areas that is related to the research presented in this dissertation.

2.2 Software Reuse for Real-Time Applications

There has been significant research in the area of software reuse, with three major directions emerging: software synthesis, interface adaptation, and object-oriented design. In many cases, a combination of these methods are used to obtain software reuse. Most of the proposed methods were not originally designed for real-time systems, although some of them have been adapted to real-time systems. In this section, these various approaches to software reuse are described.

2.2.1 Software Synthesis

A significant amount of work aimed at the automatic integration of software from a library of reusable modules has been performed in the area of software synthesis, also known as automatic code generation. Software synthesizers generally employ artificial intelligence techniques, such as knowledge bases [1] [5] [8] [62] and expert systems [26] [51], to generate the glue code for automatically integrating reusable modules. As input, they receive information about the software modules, the interface specifications and the target application, and as output produce code using both formal computation and heuristics.

For a truly generic framework, however, it is desirable that the integration of software be based on the interfaces alone, and not on the semantics of the modules or application, as the

latter results in an application-dependent framework. Furthermore, software synthesis only allows for statically configuring an application, and does not support dynamic reconfiguration, as is possible with the software assembly.

The software assembly paradigm proposed in this dissertation gives the ability to reuse software without the need for any code to be generated or written. This paradigm has many major advantages over software synthesis, including the following:

- Our software assembly methodology does not require knowledge about the semantics of a reusable module nor of the target application. The software integration is based strictly on generic interface specifications. As a result our paradigm does not require the use of the complex artificial intelligence techniques nor huge knowledge bases of information.
- Since no code has to be written when using the software assembly paradigm, there is no need to re-compile applications each time a change of modules is made, as is necessary with software synthesis. Therefore configurations can be dynamically modified, and creation and testing of applications can be performed interactively.
- Multiprocessor target execution environments provide an even greater challenge for software synthesis, which must then take into account the additional synchronization, communication, and parallel computations required. Using our software assembly paradigm, generic IPC mechanisms are used for transparent multiprocessor communication.
- In real-time systems, the timing constraints must be met; any additional code created by a software synthesis system may affect those timing constraints and potentially cause the resulting system to fail in practice. Since no new code is required for software assembly, existing code can be exactly characterized *a priori*. Most of the systems referenced above do not make any provisions for supporting real-time applications.

Only RT-SYN [62] is designed especially to consider the real-time aspects of the application. However RT-SYN only considers the execution time and required memory spaced to

constrain tasks in a uni-processor system, and cannot deal with a multiprocessor system in this way. Although RT-SYN generates code which ensures that timing constraints and memory usage are correct, the system makes no provisions for integrating dependent tasks which must communicate. In addition, RT-SYN is knowledge-based, and requires detailed models of the algorithms which may be synthesized into an application. Our software framework for reconfigurable systems allows for software assembly in which no code has to be generated, and yet it can guarantee that the timing constraints are met and can integrate tasks that communicate with each other in a multiprocessor architecture. The integration of reusable software is also done such that the modules are black boxes defined strictly by their ports and timing constraints and hence requires no knowledge about the semantics of the module or final application.

For the above reasons, software assembly is highly desirable over software synthesis for developing dynamically reconfigurable real-time systems. The work presented in this dissertation forms the basis for the software assembly of real-time applications.

2.2.2 Interface Adaptation Methods

There has been some work in reusing software by modifying the interfaces of software modules based on the other software modules that they must communicate with, in order to obtain the required software integration.

In these systems, an interface specification language is used to provide a general wrapper interface and to allow meaningful data to be interchanged between the modules [19] [20] [31] [38]. This method has led to the notion of a software bus, where an underlying server or transport mechanism adapts to the software module, rather than having the software modules adapt to the transport mechanism [6] [47] [48].

There are two major problems with using interface adaptation methods. First, an interface specification language is itself a programming language, and thus is the equivalent of writing glue code, which prevents the use of this method for software assembly. Second, none of the methods have been adapted to real-time systems, and there are no clear extensions which would ensure that communication between modules can be performed in real-time.

Both the software synthesis and interface adaptation methods create middle layers of software to overcome the deficiencies caused by incompatible module interfaces and lack of underlying operating systems support. A better way to obtain software reuse is by ensuring that modules have compatible interfaces *ab initio*. These interfacing requirements leads to the notion of using objects for maximum flexibility and configurability in software reuse.

2.2.3 Object-based and Object-oriented design

The use of *objects* is increasingly becoming a popular method for designing reusable software [9]. An object is defined as a software entity which encapsulates data and provides *methods* as the only access to that data. Wegner distinguishes between two types of object design methodologies: *object-based design* (OBD) and *object-oriented design* (OOD) [80]. Whereas object-based technology only defines the encapsulation of data and access to that data, object-oriented design also defines the interrelation and interaction between objects.

The interrelation of objects in OOD is defined through inheritance using the notions of classes, superclasses, and meta-classes [80]. This decomposition allows an object of a class to inherit some qualities, methods, and data from a superclass. Objects of different classes communicate with each other through messages, where the message invokes the method of another object. The message passing can be divided into two stages: the first is to bind the message to a particular object and the second is to actually transfer the message.

An object-oriented programming language (OOPL) generally performs runtime dynamic binding to support this inheritance. Such dynamic binding, however, creates unpredictable execution delays and as a result is not suitable for the design of real-time systems [7]. The Chaos real-time operating system [56] addresses this issue by performing static binding during the compilation and linking stages, thus allowing for predictable execution of the real-time application. Although object-oriented design is suitable for dynamically reconfigurable systems, the use of static binding for a real-time application eliminates that capability, and results in a system that is only statically configurable.

In a real-time system, the transfer of the message must also be performed in real-time. This becomes even more complex in a multiprocessor environment where a shared communication resource, such as a common backplane, can cause unpredictable delays in the sending

and receiving of messages. The Chaos system addressed this issue by creating a variety of specialized messages which are tailored to the target application. As stated in [7] this, to some extent, ruins the object model's uniformity, and thus partially defeats the purpose of using the object-oriented methodology.

In this dissertation, we have taken an alternate approach which avoids the real-time problems associated with object-oriented design, while maintaining the advantages of using objects for software reusability and reconfigurability. We combine the use of objects with the port-automaton formal computation model (described in Section 2.3) for interaction between the objects, instead of classifying objects by their inheritance or by their interrelation through messages. As a result of this approach, we have succeeded in developing a software framework for dynamically reconfigurable systems, and have demonstrated both interactive and automatic software assembly for various robotic applications. Since the use of port-based objects follows a control-systems model, our approach has the further advantage of being targeted towards control engineers. In contrast, the OOD methodology requires advanced training in computer science and software engineering in order to fully take advantage of its capabilities, which is training that control engineers generally do not possess.

2.3 Port automaton theory

Streenstrup and Arbib [65] formally defined a concurrent process as a *port automaton*, where an output response is computed as a function of an input response. The automaton executes asynchronously, and whenever input is needed, the most recent data available is obtained. The automaton may have internal states; however all communication with other concurrent processes are through the ports. The port-automaton theory was first applied to robotics by Lyons and Arbib [37], who constructed a special model of computation based on it, which was called *Robot Schemas*. The schema used the port-automaton theory to formalize the key computational characteristics of robot programming into a single mathematical model.

Arbib and Ehrig extended the work on robot schemas for algebraically specifying modular software for distributed systems by using *port specifications* to link modules [4]. The specification presented requires that there be exactly one input for every output link, and vice

versa. The specification does not include any notions of objects in order to obtain reusability of the modules and reconfigurability of a task set, and there is no implementation presented that can map their specification into an actual system.

In this dissertation, these port specifications are combined with object-based design in order to create the *port-based object* model of a reconfigurable software module. The port specifications are also extended so that an input port can be spanned into multiple outputs and outputs can be joined into a single input. In addition, operating system services are provided such that the communication through these ports can be performed in real-time and port-based objects can be reconfigured dynamically.

2.4 Reconfigurable Real-Time Systems

The systems described in the previous sections all have a similar goal of reusing software. However, such software reuse does not imply reconfigurability. The term *configurability* refers to the ability to create an application based on reusable software. The term *reconfigurability* refers to the ability to modify those applications either by reorganizing or changing existing modules, adding new modules, or changing the underlying hardware setup.

Adan and Magalhaes have designed the STER programming model for reconfigurable distributed systems [2]. Their target application domain is that of network-based distributed real-time applications, as compared to our target application domain of sensor-based control systems. The communication mechanisms, scheduling algorithms, real-time configuration analysis and hardware independent interfaces that are used for applications based on local-area-networks are very different from the ones that can be used in an open-architecture hardware environment. Although their approach and reasoning in developing modules as reconfigurable and reusable components is similar to ours, the details of their design are very different in order to correspond to the different target domain.

Schneider, Ullman, and Chen developed *ControlShell* to provide a reconfigurable platform for control systems [55]. Their system was developed as a layer above VxWorks, and as a result is limited by the features of the operating system, such as single-processor execution. The work presented in this dissertation solves those problems by providing interface spec-

ifications for reconfigurable software modules, and creating the necessary operating system services to support the execution of those modules in a multiprocessor RTOS.

Blokland and Sztipanovits proposed using a knowledge-based approach to designing reconfigurable control systems [8]. This approach led to the use of software synthesis for signal processing applications [1]. The work included automatic selection of software modules to execute, followed by the use of automatically generated code to execute them. Their approach for selecting modules is complimentary to the research described in this dissertation; however, their implementation which uses software synthesis for the module integration suffers from the problems described in Section 2.2.1. The software assembly methodology presented in this dissertation can be used in conjunction with their algorithms for module selection in order to provide an environment for quickly creating dynamically reconfigurable signal processing applications. However, in order to limit our focus, the signal processing domain is not considered further in this dissertation.

2.5 Software Architectures for Robotics

There has been some research into software architectures for robotics and control. However, the work generally differs from any research presented in this dissertation, as it deals primarily with the semantics of the application decomposition, and not the software engineering concepts or real-time systems theory required for supporting generic systems.

The Task Control Architecture (TCA) was developed as a centralized software architecture for autonomous robotic systems [61]. As part of the architecture, some communication and synchronization mechanisms are provided. As with the interface adaptation methods, these features were provided to overcome the deficiencies of the underlying VxWorks RTOS [82]. The TCA architecture also does not make any provisions for reusing or reconfiguring software.

The NASA/NBS standard reference model for telerobot control system architecture (NAS-REM) was proposed by Albus, McCain, and Lumia [3]. The model describes the semantics of system decomposition only, and not the concepts or theory behind implementing such a

model. Our software framework for reconfigurable systems purposely does not describe the semantics of an application in order to remain general for all sensor-based systems.

The Robot Independent Program Environment (RIPE) concentrates on the semantics of an application and the user interface, and not the underlying real-time system [42]. The software assembly methodology and operating system mechanisms described in this dissertation can be used for implementing the real-time layer of a system which uses RIPE at the higher levels.

2.6 Real-Time Systems Theory

As the functionality of real-time systems increases, programmers tend towards concurrent programming techniques to keep the complexity of the software manageable. Possibly the most influential factor which can affect the real-time performance, predictability, and flexibility of a concurrent program is the scheduler. In developing reconfigurable software, it is necessary that appropriate real-time scheduling strategies are used and are incorporated into the framework in order to maintain or improve performance and predictability of the real-time application. In this section, the real-time systems theory that forms the basis of the theory described in this dissertation is described.

The rate monotonic (RM) algorithm [36] is a static-priority scheduling algorithm which provides the predictability required to ensure that time-critical periodic tasks always meet their timing constraints, even in the presence of transient overloads. However, the static nature of this algorithm causes it to have poorer performance than dynamic scheduling algorithms.

The earliest-deadline first (EDF) algorithm [36] is a dynamic-priority scheduling algorithm which provides an improvement in performance over RM. However, unlike RM, there is no way to ensure that critical tasks always meet their deadlines if there is a transient overload. Since predictability is generally more important in a real-time system than getting the best performance and flexibility, many people use the RM algorithm to schedule tasks in their real-time systems.

A compromise solution is to use a mixed-priority scheduling algorithm, which uses both static and dynamic priorities in order to get the same predictability as with RM, while improving performance and flexibility to the level of EDF. In this dissertation a mixed-priority algorithm, which we call the *maximum-urgency-first* (MUF) algorithm, is presented.

In many sensor-based control applications, it may be acceptable for some of the tasks to miss occasional deadlines without significantly affecting the overall performance of the system; we call these tasks *soft real-time*. However, previous work on real-time scheduling has primarily concentrated on *hard real-time* tasks: tasks that must always meet deadlines. In order to analyze these systems, the worst-case execution time is always considered, even if that execution time is much worse than the average-case. This results in pessimistic utilization of a processor. In this dissertation, a method for scheduling soft-real-time tasks with guarantees which can coexist with hard real-time tasks is presented. We also describe an implementation of a timing failure detection and handling mechanism, which allows soft real-time tasks to execute predictably even if their deadline for a cycle is not met.

Real-time systems do not necessarily consist only of periodic tasks. Random incoming events may have to be processed based on software or hardware interrupts. It is desirable to provide good response time to these events; however, in doing so, the time constraints of the periodic tasks in the system must not be compromised.

A popular approach to handling these events is to implement an aperiodic server with a limited amount of execution time. Several types of aperiodic servers have been used, including the *background server*, *polling server*, *priority exchange server*, *deferrable server* [34], and *sporadic server* [64].

A background server executes at low priority, and makes use of any extra CPU cycles, without any guarantee that it ever executes. The polling server executes as a high-priority periodic task, and every cycle checks if an event needs to be processed. If not, it goes to sleep until its next cycle and its reserved execution time for that cycle is lost, even if an aperiodic event arrives only a short time after. This results in poor aperiodic response time.

The purpose of the priority exchange and deferrable servers is to improve the aperiodic response time by preserving execution time until required. The priority exchange server al-

lows for better CPU utilization, but is much more complex to implement than the deferrable server. A variant of the priority exchange server is the *extended priority exchange* server, which makes use of unused CPU time after the periodic tasks have been scheduled for servicing aperiodic events, instead of creating a high-priority task to service the requests [63].

The sporadic server is based on the deferrable server; but provides with less complexity the same schedulable utilization as the priority exchange server.

These aperiodic servers are designed to operate in conjunction with the RM algorithm. In this dissertation, the deferrable and sporadic servers are adapted to the MUF algorithm. This results in better CPU utilization and a larger server size, which leads to improved aperiodic response time.

The traditional implementation of aperiodic servers requires that the real-time kernel and scheduler be modified. We show that by using the same mechanisms which are used to obtain guarantees for soft-real-time tasks, aperiodic servers can be implemented without any modifications to the real-time kernel or MUF scheduler.

2.7 Real-time operating systems

In order to address the root of the problem of that has prevented the use of software assembly in the past, we must provide operating system services in order to support the integration and reconfiguration of real-time software modules. Incorporating these services into an RTOS eliminates the need for writing custom middle-levels of software to perform the integration, as is done with the software synthesis and interface adaptation methods. We have designed the Chimera RTOS [67] especially for supporting the execution of reconfigurable software.

Had we chosen to use a commercial RTOS, such as VxWorks [81], VRTX [52], or OS-9 [41], we would not only be at the mercy of the implementation of their kernels and hence would require the same middle layers as other systems. These RTOS have little or no multi-processor support, and their communication mechanisms are generally limited to single-processor shared memory, local semaphores, and message passing. If multi-processor support is available, it is generally obtained by implementing a network protocol over

the backplane, which is both inefficient and unpredictable. Many of the system services required to support reconfigurable software deal with the multiprocessing nature of the target hardware environment.

The commercial RTOS are generally implemented with a static priority real-time scheduler. In this dissertation we present a mixed priority scheduling algorithm which not only provides better performance than a static scheduling algorithm, but also allows us to provide guarantees for soft real-time tasks. Our kernel also incorporates a novel deadline failure detection and handling system, as well as providing the capability for automatically profiling real-time tasks. Since these features are an integral part of the RTOS, implementing them as extensions to existing RTOS would be inefficient or impossible.

In this dissertation, we have identified the system support services that are required in next generation RTOS, and incorporated them into the baseline distribution of Chimera.

2.8 Summary

In this chapter the previous work related to the research presented in this dissertation were discussed. These included methods of reusing, integrating, modelling, and generating software that have been proposed in the past. We also discussed some software architectures, programming environments, and real-time operating systems that have been used with sensor-based systems in the past.

Chapter 3

Port-Based Objects

3.1 Introduction

A reconfigurable software module forms the basis of our software assembly paradigm. These modules can be stored in generic distributed libraries, and quickly assembled to create an application. In this chapter we model real-time reconfigurable software as port-based objects which can be automatically integrated and dynamically reconfigured. The model includes the port interface specifications for software integration, configuration analysis and verification, and a definition of the internal structure of a port-based object.

We begin in Section 3.2 by discussing our terminology. We then introduce our new abstraction of port-based objects in Section 3.3. In Section 3.4 the integration of modules based on using global state variables for communication is described. In Section 3.5 the generic framework for a port-based object is given. In Section 3.6 a C-language interface specification for supporting the framework is provided. A large portion of the framework code for a port-based object can be automatically generated, as presented in Section 3.7. External modules, however, need not know about the internal programming details of the port-based objects. The exported interface of the object is specified in a configuration file, as described in Section 3.8. These objects can be placed into libraries to later be assembled to create an application. A brief discussion of these software libraries is given in Section 3.9. In Section 3.10 we discuss the reusability and dynamic reconfigurability of software designed using the port-based objects abstraction. Finally in Section 3.11 the abstractions we use as the basis of our software framework for reconfigurable systems are summarized.

3.2 Terminology

We define a *reconfigurable system* as a sensor-based subsystem which is capable of supporting multiple applications, which can support multiple jobs or hardware setups within a

single application. An example of a reconfigurable system is shown in Figure 3.1. *Configuration i* has the modules *A*, *B*, *C*, and *D*, whereas *configuration j* has the modules *A*, *D*, *E*, and *F*. Analysis of multiple configurations within a subsystem falls into two broad categories:

- For *static configurability*, we are concerned with the correctness of each configuration, based on the inter-module communication, timing constraints and resource requirements of each module.
- For *dynamic reconfigurability*, we are concerned with maintaining the integrity of the subsystem while performing the transition from *configuration i* to *configuration j*.

In our example, modules *A* and *D* are shared by both configurations. We consider a software module to be reconfigurable only if it meets the following two criteria:

1. Module design and implementation is *independent of the target application*;
2. Module design and implementation is *independent of the target hardware configuration*.




Figure 3.1: Reusable software control modules within a reconfigurable system

The first point ensures that the software can be used in multiple applications. The second point ensures that the software supports various hardware configurations. Note that the second point stresses *hardware configuration*, and not just hardware. A software module may be hardware dependent, but all hardware dependencies must be hidden within that module, so that if the configuration changes, and that special piece of hardware is still part of the new configuration, then the module can still be used. Similarly, if that special piece of hardware is replaced with different hardware that performs the same function, then only that one hardware dependent software module should be changed.

A diagram of our software framework for reconfigurable R&A systems is shown in Figure 3.2. The framework has a clear separation between the real-time control code and the user interface and programming environment. In this dissertation we concentrate on the real-time control components of the framework, which are supported by the Chimera 3.0 Real-Time Operating System [67], [70]. A multi-level graphical user interface and iconic programming environment have been developed to support applications based on our software framework. The interface and programming environment are collectively called *Onika*, and are discussed in [16].

A *control module* is an instance of a class of port-based objects. Details of port-based objects are given in Section 3.3. A *control task* is the real-time thread of execution corresponding to a control module. Since there is at most one control task per control module, we use the terms *module* and *task* interchangeably. Control tasks may be either *periodic* or *aperiodic*, and can perform any real-time or non-real-time function, including motion control, data processing, servoing, communication with other subsystems, event handling, or user input/output (I/O). Periodic tasks block on time signals, whereas aperiodic tasks block while waiting for incoming events such as messages, semaphore signals, or device interrupts. Control tasks can perform either local or remote procedure calls, invoke methods of other objects such as device drivers, and communicate with other subsystems.

A *module library* is an object-oriented database (OODB) of control modules that are available for use in building the system. For example, modules in a robotics control library typically include digital controllers, teleoperation input modules, trajectory generators,

differentiators and integrators, subsystem interfaces, and sensor and actuator modules, each of which is a sub-class of control modules.




Figure 3.2: Software framework for reconfigurable systems

A *subroutine library* is a collection of software routines which create output based on the input arguments, and returned either as a return variable or as one of the arguments, based on input arguments. Subroutines in a subroutine library should not maintain any state between calls, and should not access any external hardware devices. That is, if $y=f(x)$, then for any given value of x , the same value of y should always be produced. If that is not the case, then either the subroutine has an internal state or it communicates with hardware, and therefore it is better suited for one of the other libraries.

A *device driver library* is an OODB of device drivers, which are one of three classes: input/output device (IOD) drivers, sensor-actuator independent (SAI) drivers, and special purpose processor (SPP) drivers. The IOD drivers provide hardware independence to non-intelligent I/O devices, such as serial ports, parallel ports, analog-to-digital and digital-to-analog converters, and frame grabbers. The SAI drivers provide hardware independence to sensors, such as force/torque sensors, tactile sensors, and cameras, and to actuators, such as robots, grippers, and computer-controlled switches. The SPP drivers provide a generic hardware-independent interface to special purpose processors, such as floating point accelerators, digital signal processors, image processors, intelligent I/O devices, LISP machines, and transputers.

A *task set* (or *configuration*, the names are used interchangeably) is formed by integrating objects from a module library to form a specific configuration. Objects from the subroutine and device driver libraries are automatically linked in based on the needs of each module in the task set. A task set is used to implement functions such as motion control, world modelling, behavior-based feedback, multi-agent control, or integration of multiple subsystems.

A *job* is a high-level description of the function to be performed by the task set. Examples of jobs include a command in a robot programming language such as *move to point x*, a pick-up operation, or visual tracking of a moving target. Each job corresponds to a pre-defined task set, and has a set of pre-conditions and post-conditions. If both the post-conditions of the current job and the pre-conditions of the next job in the sequence are met, then a dynamic reconfiguration can be performed within the system. A job can also be a collection of other jobs, allowing for hierarchical decomposition of an application.

A *control subsystem* is a collection of jobs which are executed one at a time, and can be programmed by a user. Multiple control subsystems can execute in parallel, and operate either independently or cooperatively.

An *application* is one or more *subsystems* executing in parallel. These subsystems can include control subsystems based on our software framework for reconfigurable systems, as well as subsystems based on other software frameworks, such as vision subsystems, path planners, neural networks, and expert systems.

A typical target hardware platform for a reconfigurable R&A system is shown in Figure 3.3. It contains one or more open-architecture buses and can house multiple single board computers, which we call *real-time processing units* (RTPUs). Each subsystem executes on one or more RTPUs within one of the buses, and a control task executes on one of the RTPUs. Special purpose processors, I/O devices, a host workstation, and other hardware communication links may also be part of the target hardware platform.

3.3 Port-Based Objects

We have defined a new abstraction, which we call port-based objects [72], that combines the object-based design with port automaton design. A port-based object, which we also call a *control module*, is defined as an object, but also has various ports for real-time communication. As with any standard object [9], each module has a state and is characterized by its methods. The internals of the object are hidden from other objects. Only the ports of an object are visible to other objects. A simplified model of a port-based object is shown in Figure 3.4; a more detailed model is given in Section 3.5. Each module has zero or more *input ports*, zero or more *output ports*, and may have any number of *resource ports*. Input and output ports are used for communication between tasks in the same subsystem, while resource ports are used for communication external to the subsystem, such as with the physical environment, other subsystems, or a user interface.

A *link* between two objects is created by connecting an output port of one module to a corresponding input port of another module. A configuration can be legal only if every input port in the system is connected to one, and only one, output port. A single output may be

used as input by multiple tasks. In our diagrams, we represent such fanning of the output with just a dot at the intersection between two links, as shown in Figure 3.5. In this example, both modules *A* and *B* require the same input *p*, and therefore the module *C* fans the single output *p* into two identical outputs, one for each *A* and *B*.




Figure 3.3: Typical target hardware for a reconfigurable sensor-based control system.

If two modules have the same output ports, then a join connector is required, as shown in Figure 3.6. A join connector is a special object which takes two or more conflicting inputs, and produces a single non-conflicting output based on some kind of combining operation, such as a weighted average. In this example modules *A* and *B* are both generating a common, hence conflicting output *p*. In order for any other module to use *p* as an input, it must only connect to a single output *p*. The modules with conflicting outputs have their output port variables modified, such that they are two separate, intermediate variables. In our ex-




Figure 3.4: Simple model of a port-based object, also called a control module




Figure 3.5: Fanning an output into multiple inputs




Figure 3.6: Joining multiple outputs into a single input

ample, the output of module *A* becomes p' , and the output of module *B* becomes p'' . The join connector takes p' and p'' as inputs, and produces a single unambiguous output p .

A task is not required to have both input and output ports. Some tasks instead receive input from or send output to the external environment or to other subsystems, through the resource ports. Other tasks may generate data internally or receive data from an external subsystem (e.g. trajectory generator and vision subsystem interface) and hence not have any input ports, or just gather data (e.g. data logger and graphical display interface), and hence have no output ports.

3.3.1 Configuration Verification

A task set is formed by linking multiple objects together to form either an open-loop or closed-loop system. Each object executes as a separate task on one of the RTPUs in the real-time environment. An example of a fairly simple task set is the PID joint control of a robot, as shown in Figure 3.7. It uses three modules: the *joint position trajectory generator*, the *PID joint position controller*, and the *torque-mode robot interface*.

A legal configuration exists when there is exactly one output port for every input port in the task set, and that there are not two modules producing the same output.

The correctness of a configuration can be verified analytically using set equations, where the elements of the sets are the state variables. A configuration is legal only if

$$(Y_i \cap Y_j) = \emptyset, \text{ for all } i, j \text{ such that } 1 \leq i, j \leq k \wedge i \neq j \quad (1)$$




Figure 3.7: Example of PID joint control.

and

$$\left(\left(\bigcup_{j=1}^k X_j \right) \subseteq \left(\bigcup_{j=1}^k Y_j \right) \right) \quad (2)$$

where X_j is a set representing the input variables of module j , Y_j is a set representing the output variables of module j , and k is the number of modules in the configuration.

As an example, consider the configuration shown in Figure 3.7. Assume that module 1 is the *trajectory generator joint position*, module 2 is the *PID joint position controller*, and module 3 is the *torque-mode robot interface*. Therefore $X_1 = \emptyset$, $Y_1 = \{\theta_d, \dot{\theta}_d\}$, $X_2 = \{\theta_d, \dot{\theta}_d, \theta_m, \dot{\theta}_m\}$, $Y_2 = \{\tau_r\}$, $X_3 = \{\tau_r\}$, and $Y_3 = \{\theta_m, \dot{\theta}_m\}$.

From these sets we can easily see that Y_1 , Y_2 , and Y_3 do not intersect, and hence (1) is satisfied.

To satisfy (2), the union of the input sets and output sets must be taken and compared.

We get

$$\cup X = X_1 \cup X_2 \cup X_3 = \{\theta_d, \dot{\theta}_d, \theta_m, \dot{\theta}_m, \tau_r\} \quad (3)$$

and

$$\cup Y = Y_1 \cup Y_2 \cup Y_3 = \{\theta_d, \dot{\theta}_d, \theta_m, \dot{\theta}_m, \tau_r\}. \quad (4)$$

Since $\cup X = \cup Y$, Equation (2) is also satisfied and thus the configuration shown in Figure 3.7 is legal.

3.4 Control Module Integration

In order to support our abstraction of port-based objects, a real-time communication mechanism which allows for the multi-threaded communication of multiple tasks in a multiprocessor system is required. In addition, the communication mechanism must be flexible for adding and deleting communication channels as the task set may be dynamically changing. The overhead of the mechanism must also be low, so as to not dominate usage of the CPU.

To address this problem, we have designed a novel *state variable table mechanism* (which we abbreviate as SVAR) for providing the real-time intertask communication of a task set

in a multiprocessor environment. The communication mechanism is based on the combined use of global shared memory and local memory for the exchange of data between modules, as shown in Figure 3.8. Every input port and output port is a state variable. A *global state variable table* is stored in the shared memory. The variables in this table are a union of the input port and output port variables of all the modules that may be configured into the system. Tasks corresponding to each control module cannot access this table directly. Instead, every task has its own local copy of the table, called the *local state variable table*.

Only the variables used by the task are kept up-to-date in the local table. Since each task has its own copy of the local table, mutually exclusive access is not required. At the beginning of every cycle of a task, the variables which are input ports are transferred into the local table from the global table. At the end of the task's cycle, variables which are output ports are copied from the local table into the global table. This design ensures that data is always transferred as a complete set, since the global table is locked whenever data is transferred between global and local tables.

By using global state variables, tasks can be developed independent of the target application, as the only requirement is that the input constants and variables required by that task are produced by some other task. The underlying operating system mechanisms take care




Figure 3.8: Structure of state variable table mechanism for control module integration

of all of the synchronization and setting up the communication paths to ensure that the data is at the correct place when it is required. Furthermore, tasks can be dynamically reconfigured, as a new task being swapped into the system immediately has access to the constants and variables which were used by the task being swapped out of the system. More details of such reconfiguration is given in Section 3.10. The details of the global state variable table communication mechanism are given in Section 5.5.

3.5 Generic Framework of a Port-Based Object

In the previous section we briefly described how control tasks communicate with each other through a state variable table. We have yet to address the issue of when such communication is to occur. We now refine our software abstraction of a port-based object by describing its components, the actions taken by the object in response to external signals, and the communication performed by the object before and after each of those actions.

A port-based object can have two kinds of input: constant input that needs to be read in only once during initialization (*in-const*), and variable input which must be read in at the beginning of each cycle (*in-var*) for periodic tasks, or at the start of event processing for aperiodic tasks. Similarly, a task can have output constants (*out-const*) or output variables (*out-var*). Both the constants and variables are transferred through the global state variable table.

The input and output connections shown in the control module library in Figure 3.14 are all variable; constant inputs and outputs were omitted for the sake of simplicity in presenting the software framework. In Figure 3.9 we show a sample Cartesian teleoperation configuration which does include both the constants and variables. The constant connections are shown with a dotted line, while the variable connections are shown with solid lines. The Cartesian controller can be designed for any robotic system if it uses generalized forward and inverse kinematics [28]. In such a case, the *forward kinematics and Jacobian* and *inverse dynamics* modules require the *Denavit-Hartenberg parameters (DH)* [14] as input during initialization. In addition, many modules require the *number of degrees-of-freedom (NDOF)* of the robot. The robot interface module can be designed so that it is dependent on the robotic hardware, but provides a hardware independent interface to the rest of the system. It generates the constants *NDOF* and *DH*, therefore these constants are *out-consts*.

Other modules can then have these constants as input during initialization, and configure themselves for the robot being used. If the robot is changed, then only the robot interface module needs to be changed. For fixed-configuration robots, the values of $NDOF$ and DH are typically hard-coded within the module or stored in a configuration file, while for reconfigurable robots [54], these values are read in from EPROMs on the robot during initialization of the robot interface module.

The use of *in-consts* and *out-consts* by the modules create a necessary order for initialization of tasks within the configuration. Tasks that generate *out-consts* must be initialized before any other task that uses that constant as an *in-const* is initialized.

The code for a control module is decomposed into several components, which are implemented as methods of the control object, or as subroutines if the control object is defined as an abstract data type. The components are *init*, *on*, *cycle*, *off*, *kill*, *error*, and *clear*. The *init* and *on* components are for a two-step initialization. The *cycle* component executes once for each cycle of a periodic task, or once for each event to be processed by an aperiodic





Figure 3.9: Example of module integration: Cartesian teleoperation

server. The *off* and *kill* components are for a two-step termination. The *error* and *clear* components are for automatic and manual recovery from errors respectively. We now go into more detail on the functionality of each of these components, and the intertask communication which occurs before and after each component is executed. Refer to Figure 3.10 for a diagram of these components, and how they relate to the state variable table transfers and events in the system.

A task is created from an object by sending that object a *spawn* signal. In response to that signal, a new thread of execution is created within the real-time system. The task performs any initialization it requires, including allocating memory, initializing the local state variable table, and initializing resources, by executing its *init* component. When using an object-oriented programming language such as C++ for implementation, the *init* component is the constructor method of the object. Before calling the *init* component, any *in-consts* are read from the state variable table, allowing the task to configure itself based on other tasks in the system. If the task has any *out-consts*, these are sent to the state variable table following the execution of the *init* component, allowing for the subsequent initialization of other tasks that require those constants. After the task is created and initialized, it remains in the *OFF* state until it receives an *on* signal.

Once a task is created, it can be turned on (executing) and off (not executing) quickly by sending the task *on* and *off* signals respectively. When the task receives an *on* signal, both its *in-vars* and *out-vars* are transferred from the global state variable table into the local table. The *on* component is then executed to perform a small amount of initialization in order to place the task into a known internal state which is consistent with the rest of the system.

It is obvious that the *in-vars* must be read in to update a task's internal state, but it is not as obvious why the *out-vars* must also be read in. Control algorithms generally compute a new output as a function of its inputs and previous outputs. Normally, the control algorithm remembers its outputs, and therefore only has to read in the inputs from the state variable table. When turning a task on, the control algorithm requires initial values for those output variables to ensure that the system remains stable. These initial values must represent the current state of the system, which is reflected only by the current values in the state variable



Legend:



Figure 3.10: Generic framework of a port-based object.

table. During system start-up initial values are often copied into the state variable table by the overseeing task, while during a dynamic reconfiguration a different control algorithm that is being turned off may have been producing those output variables. Therefore, by reading the *out-vars* before execution of the *on* component, the control algorithm can properly update its internal view of the system. The task then enters the *ON* state.

For as long as the task is in the *ON* state, the *cycle* component is executed every time the task receives a *wakeup* signal. For periodic tasks, the wakeup signal comes from the operating system timer, whereas for aperiodic tasks, the wakeup signal can result from an incoming message or other asynchronous signalling mechanism supported by the underlying operating system. Before the *cycle* component is called, *in-vars* are transferred from the global state variable table into the local table. After the *cycle* component finishes, the *out-vars* are transferred from the local to the global table.

The *off* component is called in response to a signal which tells the task to stop executing. It is useful for disabling interrupts and placing final values on the output ports and output resources, to ensure that the stability of the system is maintained while that task is not executing, and to save any internal state or logged data onto more permanent storage. The *kill* component is used to terminate a task and free up any resources it had previously allocated. When using an object-oriented programming language, the *kill* component is the object's destructor method.

The signals *spawn*, *on*, *off*, and *kill* are issued externally from the task set, either by the user interface or by the underlying job control software which performs automatic integration and dynamic reconfiguration of task sets. The format of these signals is flexible within the framework, and is usually dependent on the programming environment. In our implementation, these signals can come from a planning task overseeing the application, a command-line or graphical user interface, or over the network from an external subsystem.

Until now, we have made no mention of errors which may occur during the initialization, execution, or termination of a task. Within our framework, we have adopted the global error handling paradigm, as supported by Chimera [67] and described in more detail in Chapter 8. Using global error handling, an error signal is generated whenever an error is

encountered. The signal can then be caught by either a user-defined or system-defined error handler.

By default, an error generated during initialization prevents the creation of the task, and immediately calls the *kill* component which can free any resources that had been allocated before the error occurred. If an error occurs after a task is initialized, then the *error* component is called. The purpose of the *error* component is to either attempt to clear the error, or to perform appropriate alternate handling, such as a graceful degradation or shutdown of the system. If for any reason the task is unable to recover from an error, the task becomes suspended in the *ERROR* state, and a message sent to the job control task that operator intervention is required. After the problem is fixed, the operator sends a *clear* signal (from the user interface), at which time the *clear* component is called. This code can do any checks to ensure the problem has indeed been fixed. If everything is fine to proceed, then the task returns to the *OFF* state, and is ready to receive an *on* signal. If the error has not been corrected, then the task remains in the *ERROR* state.

Software modules can be designed such that they can be configured based on the input constants. Such configuration is performed during the task's initialization. If one of those constants changes as a configuration changes (which occurs, for example, when the tool on the end-effector changes) the task must be re-initialized, which is accomplished through the *reinit* routine. A large bulk of a task's initialization, including creating the task's context and translating symbolic names into pointers, does not have to be re-performed. Only that part of the initialization which is based on the input constants needs to be executed during a re-initialization. The *reinit* routine is called automatically when a task that generates an *out-const* is swapped out, and a new task generating a potentially different value for the same *out-const* is started. The re-initialization ensures that the entire system is dealing with the same constants always, and should a conflict occur, it can be flagged as an error immediately.

3.6 C-language Interface Specification for Port-Based Objects

This section describes the structure of the actual code which forms a reconfigurable module (RMOD). Although not yet supported, other languages (such as C++) may have their own

compatible module interface specification. We chose C for the original interface specification because it is the language best known to most control engineers, who are the primary programmers of RMODs. Communication between port-based objects is restricted to the ports, and is language independent; therefore, objects implemented in different languages can still operate cooperatively, assuming that the underlying SBS mechanism supports calls to objects written in that language.

Each RMOD is a port-based object and has several standard methods, which in the C-language specification are implemented as subroutine components. These methods are called by the underlying SBS utilities in response to signals which may be generated from within the configuration, or be external, either from another subsystem or from a user. The methods that are defined for every port-based object are *init*, *reinit*, *on*, *cycle*, *off*, *kill*, *clear*, *error*, *set*, *get*, and *sync*. They are related to each other and are called in response to signals as shown in Figure 3.10 on page 33. These methods are grouped into a C module with a unique name. Assuming that the module name is *sample*, Listing 1 shows the required header information and the function prototypes for the port-based objects. Note that given the module name, and its *in-consts*, *in-vars*, *out-consts*, and *out-vars*, much of the C framework can be automatically generated (as described in Section 3.7), leaving only module-specific code to be written by the control systems engineer.

sampleLocal_t

The *sampleLocal_t* structure defines the state variables that are local to the module. Generally, pointers to the local state variable table (as obtained by doing *svarTranslate()* calls in the *sampleInit()* routine) are stored in this structure, as well as any other state information required by the module. A module should not have global variables defined. A variable that is considered global to the entire module should be placed within the *sampleLocal_t* structure, so that separate instances of the module each have their own copy of that variable.

SBS_MODULE(sample)

After the definition of *sampleLocal_t*, the module must be declared as an SBS module by using the declaration *SBS_MODULE(sample)*, where *sample* is the prefix used by all the other routines. This macro automatically forward declares all of the module's components

(e.g. *sampleInit()*), and places them in a structure with the name *sampleFunc*, so that the underlying SBS mechanism can perform a symbolic translation of a known name (i.e. *sampleFunc*) for the module *sample*. This declaration allows reconfigurable modules to be dynamically loaded and referenced through their logical names. The exact contents of the macro definition can be operating system dependent, as long as the declarations are encapsulated into the single *SBS_MODULE()* macro call. The Chimera implementation of this macro is given in Listing A-2 in the Appendix.

sampleInit()

The *sampleInit()* routine is called to initialize the local state of a task whenever a control module is spawned. This routine is called through the Chimera *CFG* configuration file

```
#include <sbs.h>
#include <cfg.h>          /* if this module requires cfg info */

typedef struct {
    /* pointer to svars (i.e. global state) required by this */
    /* module goes here */
    etc.
    /* internal module state information also goes here*/
    etc.
} sampleLocal_t;

SBS_MODULE(sample);

sampleInit(cfgInfo_t *cinfo,sampleLocal_t *local,sbsTask_t *stask)

sampleOn(sampleLocal_t *local,sbsTask_t *stask)

sampleCycle(sampleLocal_t *local,sbsTask_t *stask)

sampleOff(sampleLocal_t *local,sbsTask_t *stask)

sampleKill(sampleLocal_t *local,sbsTask_t *stask)

sampleSet(sampleLocal_t *local,sbsTask_t *stask)

sampleGet(sampleLocal_t *local,sbsTask_t *stask)

sampleReinit(sampleLocal_t *local,sbsTask_t *stask)

sampleSync(sampleLocal_t *local,sbsTask_t *stask)

sampleError(sampleLocal_t *local,sbsTask_t *stask,
            errModule_t *mptr,char *errmsg, int errcode)

sampleClear(sampleLocal_t *local,sbsTask_t *stask,
            errModule_t *mptr,char *errmsg, int errcode)
```

Listing 1: C-language framework for control module *sample*.

utility [70], which allows for easy reading of module-dependent configuration files. Generally, the following module-dependent operations should be performed by *sampleInit()* (not necessarily in the order given):

- Read local info from the configuration file, if any.
- Create or attach to any resources required by the task, such as global shared memory, semaphores, message passing, triple-buffer communication, etc.
- Initialize any sensors or actuators used by the module.
- Initialize any special purpose processors used by the module.
- Get pointers to any state variables (SVARs) used by the task, using *svarTranslate()* or *svarTranslateValue()*.
- Initialize and SVARs that are OUTCONSTs for this module, as they are automatically copied into the global table after *sampleInit()* exits.

In order to perform the initialization of the task, configuration information about the task is often required, such as the information specified in the *.rmod* file. The configuration information that is available to the task is passed through the *stask* argument to the task's methods. It is a pointer to the task's *sbsTask_t* structure, and includes the following fields:

<i>state</i>	current state of the task as this method executes
<i>nextstate</i>	the next state of the task, after this method finishes executing
<i>errmsg</i>	last error or warning message
<i>errnum</i>	last error or warning number (or 0 if no errors/warnings)
<i>svar</i>	pointer to the task's local SVAR table
<i>errmod</i>	pointer for use in global error handling
<i>crit</i>	the criticality of the task
<i>cyclecount</i>	number of cycles executed since last status command
<i>nwarnings</i>	number of warnings since last status command
<i>freq</i>	frequency of the task, in Hz.
<i>period</i>	period of the task, in seconds

<i>signal</i>	a bitmap of SBS signals that have been sent to this task
<i>sigmask</i>	a bitmap of SBS signals to catch
<i>argsize</i>	size of command line argument passed to the method
<i>argptr</i>	command line argument passed to the method

The information in the *sbsTask_t* structure does not have to be stored in the local state of the task, as it is always available to the task within any of the task's methods. Obviously some fields have more importance depending on the method being called, but all the fields are always available.

Once the *sampleInit()* routine completes execution, the *out-consts* are copied to the global table, and the task enters the *OFF* state. If an error occurs during *sampleInit()*, then the error signal is caught (global error handling *must* be enabled; refer to Section 8.2), the initialization of the task is aborted, and the task calls *sampleKill()*, following which the task is aborted and the module returns to having the *NOT-CREATED* state. If the *sampleInit()* routine detects the error, it can either generate the error signal (using *errInvoke()*) or return *NULL*, in which case the underlying system generates the error signal on behalf of the task.

sampleKill()

The *sampleKill()* routine should be designed to not only cleanup after execution of the task has finished, but also to cleanup in case of an error during the task's initialization. Since it might be called in the middle of the initialization, a check should first be made as to whether or not the resource was initialized.

sampleOn()

The task remains in the *OFF* state until an *on* signal is received. The sending of these signals is discussed in Section 4.5.3. When the *on* signal is received, the *sampleOn()* routine is called. The purpose of this routine is to bring the task up to date with the current state of the system. Before the routine is called, the *in-vars* and *out-vars* are read in from the global state variable table. The *sampleOn()* routine can then use these values to update its local view of the state of the system before executing its main algorithm in the cycle component.-

The *out-vars* are also copied back to the global state table after *sampleOn()* returns. Sometimes, interrupts for a device used by the task must also be enabled in this routine.

If the task cannot yet be started (e.g. a missing resource, or some other required co-task not yet started), then the routine *sampleOn()* should return *SBS_OFF*, in which case the task returns to the *OFF* state.

sampleCycle()

Once the task enters the *ON* state, it can enter any of the Chimera kernel states, which are *running*, *ready*, or *blocked* on either a time or resource signal. If the task is periodic, it enters a *time-blocked* stat; otherwise, it enters in the *resource-blocked* state. It remains in that state until a wakeup signal arrives, which places the task in the ready state. The wakeup signal is a timer interrupt for periodic tasks, or a resource signal (e.g. incoming message, semaphore signal, or device interrupt) for aperiodic tasks. The task is then selected to run according to the scheduling policy in use. When the task runs, it first reads the *in-vars* from the global SVAR table, then it calls the *sampleCycle()* routine, then writes its *out-vars* back to the global SVAR table. After that, it goes back into its blocked state until its next cycle.

sampleSync()

For tasks which are of type *periodic*, the wakeup signal comes from the internal operating system clock. For other task types, such as *synchronous* and *aperiodic*, the wakeup signal comes from some kind of external event. The *sampleSync()* routine allows a task to block in a module-dependent fashion, waiting for the external event to occur. When the external event occurs, *sampleSync()* returns, at which time the wakeup signal is generated by the operating system.

sampleOff()

The task remains in the *ON* state as long as it does not receive the *off* or *kill* signal, nor have any errors. The *off* and *kill* signals both cause the routine *sampleOff()* to be called. The purpose of this routine is to turn off the task in a predictable manner, by ensuring that the *out-vars* are written to the global SVAR table one more time, and possibly to disable interrupts on a device used by the task. The *sampleOff()* routine is also useful to save information

gathered by the task onto secondary storage if that information is required for system analysis or later use.

When *sampleOff()* returns, the task goes into the *OFF* state if the *off* signal was received, or the routine *sampleKill()* is called if the *kill* signal was received. As mentioned above, the *sampleKill()* routine must free up any resources used by the task, after which the task goes back into the *NOT-CREATED* state.

sampleError()

If an error occurs in any of the *sampleOn()*, *sampleOff()*, *sampleCycle()*, or *sampleSync()* methods, an error signal is generated (cf. Section 8.2) and the *sampleError()* routine is called. The purpose of the *sampleError()* routine is to attempt to clear the error or perform some appropriate alternate handling, such as a graceful degradation or shutdown of the system. This method is called from a global error handler. Upon completion of the error handling, the routine should return one of the following values:

- | | |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>SBS_OFF</i> | Error has been cleared; put the routine into the <i>OFF</i> state (but it doesn't call <i>sampleOff()</i>), so that it is ready to turn on again. |
| <i>SBS_CONTINUE</i> | Continue execution of the task at the instruction after where the error occurred. This option should only be used if the error condition was successfully cleared and it is safe to continue. |
| <i>SBS_ERROR</i> | Place the task into the <i>ERROR</i> state; the task is suspended while in this state. This option is usually used when operator intervention is required to restart the task. After the problem is fixed, the operator sends a clear signal (from the user interface), at which time <i>sampleClear()</i> is called |

sampleClear()

The *sampleClear()* method is called after an operator intervened to correct an error condition. The method should perform any checks to ensure the problem has been fixed. It then returns either *SBS_OFF* if the task can later be restarted, or *SBS_ERROR* if there is still an




Figure 3.11: Sample control module to be implemented

error in the system. It is not possible for a task to continue its execution (i.e. *SBS_CONTINUE*) after it has entered the *ERROR* state.

A task in the *ERROR* state can also receive the *kill* signal, in which case *sampleKill()* is called, and the task terminated altogether.

3.7 Automatic Generation of the C-Language Framework

One of the goals in developing a software framework is to reduce the amount of code that must be written. Since the framework of a port-based object is common for all modules, the C-code for that framework can automatically be generated. Note that this code generation is not software synthesis, in that we are not producing code to integrate modules based on the knowledge of the application. Rather, we are simply performing the cutting, pasting, searching, and replacing that a control engineer would otherwise do themselves rather than building a software module from scratch

As an example, consider the module *mysample* shown in Figure 3.11, which has two *out-consts* (*DH* and *NDOF*), three *in-vars* (*Q_REF*, *Q^_REF*, and *T_GRAV*) and two *out-vars* (*Q_MEZ* and *Q^_MEZ*). From this information alone, a large portion of the C code for the module can be automatically generated, as shown in Listing A-1 in the Appendix.

Since control engineers can generally create configurations or applications by assembling software modules from a library when using the software assembly paradigm. Writing new code is only required when a desired module is not available anywhere. By automatically generating the framework for a new module, the control engineer now only has to “fill in the blanks” with control algorithms or hardware dependent code, relative to the pointers

provided by the automatically generated code. The amount of C code required to build an application has thus been reduced to only the code that is required to implement the control engineer's algorithm. All other code for communication and synchronization in a real-time multiprocessor environment is automatically taken care of by the operating system.

3.8 Reconfigurable Module Specification: The *.rmod* file

In order to successfully use port-based objects for software assembly, the objects must be packaged so that they can easily be placed into a library, and subsequently assembled based on the task's interface specification alone.

The exported interface of every reconfigurable software module (abbreviated RMOD) is described by a unique specification file, called the *.rmod* file. It contains information about the RMOD that can be used for assembling the module into a configuration. Sample listings of *.rmod* files are shown in Figure 3.12.

The fields within the *.rmod* file are defined as follows:

MODULE: The name of the C-language module which corresponds to this RMOD.

This entry is a mapping from this high-level specification file to the underlying code. This separation allows multiple RMODs to specify and use the same underlying C code. For example, C code can be written to differentiate any data over time. One RMOD can be defined to differentiate joint positions into joint velocities, while another differentiates Cartesian positions into Cartesian velocities. However, both use the same underlying C-code. The other fields in the *.rmod* file allow the same C-code to be configured differently to perform different tasks.

DESC: A brief 1-line description of the module. This entry is for informational purposes only. In addition, comments can be placed into the *.rmod* file (using the # symbol), allowing these configuration files to be well documented.

SVARALIAS: An optional field which allows the re-definition of SVAR names.

There should be a separate *SVARALIAS* line for each SVAR that is renamed.

The *SVARALIAS* is a powerful mechanism which allows tasks to be created

File *qmdiff.rmod*:

```
MODULE    diff
DESC      measured joint position differentiator
SVARALIAS Z=Q_MEZ
SVARALIAS Z^=Q^_MEZ
INCONST   NDOF
OUTCONST  none
INVAR     Z
OUTVAR    Z^
TASKTYPE  periodic
FREQ      100
EOF
```

File *qrdiff.rmod*:

```
MODULE    diff
DESC      reference joint position differentiator
SVARALIAS Z=Q_REF
SVARALIAS Z^=Q^_REF
INCONST   NDOF
OUTCONST  none
INVAR     Z
OUTVAR    Z^
TASKTYPE  periodic
FREQ      40
EOF
```

File *fwdkin.rmod*:

```
MODULE    fwdkin
DESC      forward kinematics
SVARALIAS JPOS=Q_MEZ
SVARALIAS XPOS=X_MEZ
INCONST   NDOF DH
OUTCONST  none
INVAR     JPOS
OUTVAR    XPOS
TASKTYPE  synchronous
PERIOD    0.005
EOF
```

File *invdyn.rmod*:

```
MODULE    invdyn
DESC      specialized inverse dynamics for flexible manipulator
INCONST   LINKS COGLINKS MASS
OUTCONST  none
INVAR     CTRLSGNL FMEZJPOS REFJPOS NNTORQ CTRLSCALE REFJACC
OUTVAR    REFTORQ MODTORQ
TASKTYPE  periodic
FREQ      100

LOCAL
FC         0.0 400.0 0.0 500.0 600.0 700.0 500.0 500.0 500.0
FCLIMIT   0.002 0.004 0.004 0.002 0.001 0.002 0.002 0.002 0.002
EOF
```

Figure 3.12: Example of reconfigurable module specification (.rmod) files

independent of the state variables that may require use of the task. This is necessary for developing generic software modules that can be assembled. For example, a differentiator will take the variable z and create the time derivative \dot{z} , regardless of what z is. To implement such modules, the C-programmer chooses a generic name for the variables, and the *SVARALIAS* command is used by the control systems engineer to configure the module to use a specific variable from the SVAR table. For example, suppose we wanted to differentiate the measured joint position Q_MEZ into joint velocity Q^\wedge_MEZ , and the internal variables used by the C-programmer in creating the generic C-module *diff* are Z and Z^\wedge (the internal names should be explicitly included in a module's documentation). The lines *SVARALIAS Z=Q_MEZ* and *SVARALIAS Z^\wedge=Q^\wedge_MEZ* can be added to the file *qmdiff.rmod*, as shown in Figure 3.12 to accomplish the task. Now, suppose that we want to use the same module, but to differentiate the reference position instead. This is shown with the *qrdiff.rmod* file, which uses the same C-module *diff* (as specified by the *MODULE* line), but changes the portnames to use the different SVAR names. Therefore, the same C code can be used with multiple tasks in the same subsystem simply by configuring the code through a *.rmod* file. The *SVARALIAS* command can also be used to rename variables in cases where modules are incorporated from a remote library that does not use the same variable name conventions. For example, consider a module *fwdkin* developed at a remote site which is defined to use *JPOS* for input and *XPOS* for output. However, at the local site the names Q_MEZ and X_MEZ are used for the same variables. The *fwdkin.rmod* in Figure 3.12 shows the renaming of the ports by using the *SVARALIAS* command. Thus the code developed at the remote site can immediately be used in the application, without any need for code recompilation, despite the differences in naming conventions.

TASKTYPE entry represents the type of the task, which can be one of *periodic* for a periodic task, *synchronous* for a periodic task that is to be timed by an external device, or either *sporadic*, *deferrable*, or *background* if it is an aperiodic server.

FREQ or *PERIOD*: In each *.rmod* file that represents a periodic task, the default frequency or period must be specified, using either the *FREQ* or *PERIOD* entries. If one of them is specified, then the other must not be.

LOCAL: Module-dependent local configuration information. The documentation for the module should clearly indicate what local information is required. Some examples of local information include gains for a controller (e.g. *invdyn.rmod* in Figure 3.12), the I/O port to which a sensor is physically connected, an option on how a computation should be performed (e.g. linear trajectory vs. parabolic trajectory). By using this local information, the same C code can be used for multiple modules, and each instance of the module is unique based on the local configuration information.

EOF: End-of-file: the last line in any *.rmod* file. It is used as a safety check.

The *.rmod* files represent the necessary and sufficient information required about a module in order to be able to automatically assemble it. This information is stored in a software library, along with a copy of the object code required by the module. If multiple *.rmod* files use the same code (e.g. *qrdiff.rmod* and *qmdiff.rmod* both use the *diff* module), then only a single copy of the *diff* object code needs to be stored with the *.rmod* files.

3.8.1 Combining Objects

Our model of port-based objects allows multiple modules to be combined into a single module. This has two major benefits: 1) complex modules can be built out of smaller, simpler modules, some or all of which may already exist, and hence be reused; and 2) the bus and processor utilization for a particular configuration can be improved.

For maximum flexibility, every object is executed as a separate task. This structure allows any object to execute on any processor, and hence provides the maximum flexibility when assigning tasks to processors. However, the operating system overhead of switching between these tasks can be eliminated if each object executes at the same frequency on the same processor. Multiple objects then make up a single larger module, which can then be a single task.

The bus utilization and execution times for accessing the global state variable table may also be reduced by combining objects. If data from the interconnecting ports of the objects forming the combined module is not needed by any other module, the global state variable table does not have to be updated. Since the objects are combined into a single task, they have a single local state variable table between them. Communication between those tasks remains local, and thus reduces the bus bandwidth required by the overall application.

The *computed torque controller* [39] shown in Figure 3.13 is an example of a combined module. It combines the *PID joint position computation* object with the *inverse dynamics* object. The resulting module has the inputs of the PID joint position computation, and the output of the inverse dynamic object. The intermediate variable x_u does not have to be updated in the global state variable table. In addition, the measured joint position and velocity is only copied from the global state variable once, since by combining the two modules, both modules use the same local table. Combining modules is desirable only if they can execute at the same frequency on the same RTPU at all times, as a single module cannot be distributed among multiple RTPUs.

3.9 Software Libraries

The goal of defining control modules as port-based objects is to make them reusable and reconfigurable. To do this, these control modules are placed into a software library, so that




Figure 3.13: Example of combining modules: a computed torque controller

assembling a software application is a matter of selecting the desired control modules from the library.

In Figure 3.14 a sample control module library is shown. It divides the control modules into various classes, (e.g. digital controllers, robot interface modules, etc.) The following variable notation is used in the diagram:

θ : joint position	x : Cartesian position
$\dot{\theta}$: joint velocity	\dot{x} : Cartesian velocity
$\ddot{\theta}$: joint acceleration	\ddot{x} : Cartesian acceleration
τ : joint torque	f : Cartesian force/torque
J : Jacobian	z : wild-card: match any variable

The following subscript notation is used in our diagram:

d : desired (the final goal)
r : reference (the goal for each cycle)
m : measured (obtained from sensors on each cycle)
u : control signal (a computed control value after each cycle)
y : wild-card: match any subscript

The structure of a software library of control modules is not defined in this dissertation. In our implementation a library is a specific directory in the file system, and the objects are stored in that directory as a combination of a source code file, an object code file, and the *.rmod* configuration file. However, more advanced structures for software libraries can be used. For example, Onika, a graphical user interface which uses the software framework described in this dissertation, defines a hierarchy of distributed software libraries and uses hypermedia techniques for searching and selecting modules from them [17]. In this dissertation it is assumed that the modules are easily placed into such a library, and that they can be retrieved at any time as necessary.

3.10 Dynamic Reconfigurability

Our software framework is designed especially to support dynamically reconfigurable software. In this section, we demonstrate that capability by use of an example. Figure 3.15 and Figure 3.16 show two different visual servoing configurations. Both configurations obtain a new desired Cartesian position from a visual servoing subsystem [46], and supply the ro-




Figure 3.14: Sample control module library

bot with new reference joint positions. The configuration in Figure 3.15 uses standard inverse kinematics, while the configuration in Figure 3.16 uses a damped least squares algorithm to prevent the robot from going through a singularity [79]. The *visual servoing*, *forward kinematics and Jacobian*, and *position-mode robot interface* modules are the same in both configurations; only the controller module is different.

For static configuration analysis, only the objects required for a particular configuration are created. For dynamic reconfigurability, the union of all objects required for the application are created during initialization of the system. Assuming the configuration shown in Figure 3.15 is the first to execute, then the *inverse kinematics* task is turned on immediately




Figure 3.15: Example of visual servoing using inverse dynamics control module




Figure 3.16: Example of visual servoing using damped least squares control module

after initialization, causing it to run periodically, while the *damped least squares* and *time integrator* tasks remain in the *OFF* state. At the instant that a dynamic change in controllers is required, an *off* signal is sent to the *inverse kinematics* task and an *on* signal to the *damped least squares* and *time integrator* tasks. On the next cycle, the new tasks automatically update their own local state variable table, and begin periodic cycling, while the *inverse kinematics* task becomes inactive. Assuming the *on* and *off* operations are fairly low overhead, the dynamic reconfiguration can be performed without any loss of cycles.

For a dynamic reconfiguration which takes longer than a single cycle, the stability of the system becomes a concern. In such cases, when the dynamic reconfiguration begins, a global *illegal configuration* flag is set, which signals to all tasks that a potentially illegal configuration exists. Critical tasks which send signals directly to hardware or external subsystems (e.g. the robot interface module) can go into locally stable execution, in which the module ignores all input variables from other tasks, and instead implements a simple internally-coded *local-stability feedback loop* which maintains the integrity of the system. The feedback loop can keep a robot's position constant or gradually reduce the velocity while the dynamic configuration takes place. The actions to be executed are module dependent and not part of the software framework, thus are not described further in this dissertation. When the dynamic reconfiguration is complete, the global flag is reset, and the critical tasks resume taking input from the state variable table.

The *illegal configuration* flag can also be used when an error is detected in the system. If the execution of one or more modules is halted because of an error, then the state variable data may no longer be valid. To prevent damage to the system, critical tasks go into their locally stable execution until the error is cleared or the system properly shut down. Note that any task with locally stable execution should be considered a critical task for real-time scheduling purposes and thus have highest priority in the system. This ensures that in the case of a transient overload of the processor during the dynamic reconfiguration, the initialization code of the new tasks does not preempt the execution of the real-time feedback loops in the critical tasks.

3.11 Summary

In this chapter the software engineering abstractions used to develop dynamically reconfigurable real-time software were presented. An application can be decomposed into multiple subsystems. Within a subsystem we defined a new software model called the port-based object, which combines the use of objects with the port-automaton theory. Our structure of the port-based object was presented in detail. The port-based object forms the heart of a reconfigurable task set, and is integrated through the use of a global state variable table mechanism. This mechanism allows for the multi-threaded real-time communication between multiple tasks on multiple processors. The static and dynamic reconfiguration of task sets were presented, as well as software libraries and a method of combining objects in order to reduce bus bandwidth and improve CPU performance.

Chapter 4

Software Assembly

4.1 Introduction

One of the goals of developing reconfigurable software is to support software assembly; that is given a library of software modules, integrate the modules without writing or generating any glue code. In Chapter 3 we modelled reconfigurable software modules as port-based objects which can quickly be integrated.

The subsystem (SBS) interface described in this section is a novel operating system service designed to support software assembly of port-based objects. The features provided by the service allow assembly to be performed from a command-line or graphical user interface, by external subsystems, or by an autonomous program also executing in the real-time environment.

The Chimera implementation of the SBS service uses a client-server model as shown in Figure 4.1. Each RTPU has a server which accepts commands for managing the tasks local to that RTPU. On one of the RTPUs is a user-defined master task, which sends out the commands for controlling execution of the other tasks.

4.2 Structure of SBS master task

The master task is a user-defined task which in most cases requires very few lines of code. Making this task user-definable provides the necessary flexibility for allowing software to be assembled in various ways. The basic structure for an SBS master task follows:

```
main() {
    SBS *mysbs;
    sbsServer(); /* start up the SBS server on this RTPU */
    mysbs = sbsInit(filename);
    interface_commands go here
    sbsFinish(mysbs);
}
```

The first routine called is *sbsServer()*, which sets up the SBS server on this RTPU. For RTPUs which do not execute the SBS master, this is the *only* line of code that is required in the main program. Since this results in a generic main program, the main program can be used in any application.

For the RTPU which hosts the SBS master task, more information is required. First, the command *sbsInit()* is called to initialize the subsystem and master task. It reads in the subsystem definition file, as described in Section 4.3. Following that, one or more interface commands are given, which either execute the application or pass on control of the subsystem to an external subsystem or to the user via a command-line or graphical interface. These interface commands are described in Section 4.4. Execution of the application ends after the final interface command returns. The subsystem can then be shutdown gracefully by calling *sbsFinish()*.

4.3 The Subsystem Definition (.sbs) File

The *filename* argument to *sbsInit()* is a subsystem definition file, called a *.sbs* file. It contains information stating how the hardware is to be configured for this particular subsystem.




Figure 4.1: The client-server model used for implementing the SBS mechanism

For most application users, this file will already be available, as it usually only needs to be changed when default subsystem configuration parameters must be changed.

The *.sbs* file contains general information about the subsystem, including the name, the state variable table to use, and the name of the RTPU on which to execute the SBS interface. It contains a list of one or more RTPUs, which represent the RTPUs which the subsystem can use to execute modules. It also includes options which can be modified to control features of the RTPU, such as the type of real-time scheduling algorithm to use, and whether or not the RTPU can be shared with other subsystems. Specific details of the fields and syntax of the *.sbs* file are given in the Chimera program documentation [70].

4.4 Interface Commands

The key components of the master task are the interface commands. The interface commands are designed so that any one of them can be executed in any order. For example, the user may begin autonomous execution, but at some point in the session call up the command-line interface. From the command-line interface, the user may call up the external subsystem interface, or alternately start up the external subsystem interface autonomously.

Next, we describe the different interfaces.

4.4.1 Command-line interface

The command-line interface allows a user to perform software assembly by typing in commands at a prompt. The only interface command that needs to be added to the master task is the following:

```
sbsCmndi(mysbs);
```

Execution of this command invokes the operating system service which provides a full-featured command-line interface. It allows the user to send commands to create tasks on any of the subsystem's RTPUs, turn them on and off as necessary, display real-time status information or state variable data, send signals to tasks, provide standard input and standard output streams, and destroy tasks when they are no longer needed.

To accept the user's commands, the SBS service displays the following prompt to the user:

SBS *sbsname*<*rmodname*>

where *sbsname* is the name of the subsystem, obtained from the *.sbs* file, and *rmodname* is the name of the default RMOD task to use in subsequent interface commands if no RMOD name is specified. The default RMOD is automatically updated by the interface to always be the RMOD to which the previous command was directed.

From this prompt, any of the subsystem commands may be given. The available commands are outlined below (in alphabetical order). Syntactic details are given in the Chimera program documentation [70].

<i>clear</i>	Send a <i>clear error</i> signal to the RMOD.
<i>display</i>	Show state variable table information. Many options are available for selectively choosing which variables to display.
<i>kill</i>	Destroy an existing task.
<i>module</i>	Display module information or list modules available.
<i>network</i>	Create an external subsystem network connection.
<i>off</i>	Send <i>off</i> signal to RMOD.
<i>on</i>	Send <i>on</i> signal to RMOD.
<i>quit</i>	Quit from the command-line interface. Note that this does not necessarily exit the subsystem; it only passes control over to the next interface command in the master task. It only causes the subsystem to exit if the next line in the master task is <i>sbsFinish()</i> .
<i>set</i>	View and modify module parameters and RMOD-dependent configuration information.
<i>spawn</i>	Create a new task in the subsystem, based on the information in the configuration file for the specified RMOD.
<i>status</i>	Display status information of one or all the tasks in the subsystem. See the list of status information given below.

The list of what is available in response to a status command generally includes more information than the users want. The users can issue a *status set* command to configure the interface to only display the status information they wish to see. The information that is currently available is the following:

<i>rmod</i>	RMOD name of this task.
<i>rtpu</i>	RTPU on which the task is executing.
<i>tid</i>	Task ID.
<i>S</i>	Type of task: ‘P’ for periodic, ‘Y’ for synchronous, ‘S’ for sporadic server, ‘D’ for deferrable server.
<i>crit</i>	The criticality (i.e. priority) of the task.
<i>state</i>	Current state of the task.
<i>cycle</i>	Number of cycles executed since last ‘status’ command, or since the task was turned ‘on’ if no previous ‘status’ command.
<i>miss</i>	Number of missed cycles since last <i>status</i> command, or since the task was turned <i>on</i> if no <i>status</i> command was given before then.
<i>refF</i>	The reference (desired) frequency in cycles per second of a task.
<i>refT</i>	The reference (desired) period in seconds of a task. Note that $refT = 1/refF$ always.
<i>mezF</i>	The average number of cycles per second executed. This value should normally be within 1% of <i>refF</i> , unless there are missed deadlines, in which case it will be lower than <i>refF</i> .
<i>mezT</i>	The measured period of the task, as detected by the automatic profiling. The profiling assumes that the period is a multiple of the clock rate, and rounds to the nearest such multiple. However, if <i>refF</i> is set to 400Hz, then <i>ref-T</i> should be set to 0.0025. If the tick rate is 0.001 seconds, then there is an uneven split for the period; i.e. in milliseconds that task would execute using periods 2, 3, 2, 3, and so on, such that the average is $1/400 = 2.5$ milliseconds. For this reason, <i>mezT</i> is not necessarily $1/mezF$ as it will be detected as either 2 or 3, but not 2.5.

<i>ptime</i>	The profiling time (in seconds); which is the amount of time elapsed from beginning to end of profile. Note that profiling is restarted on an RTPU whenever a new task begins execution on the RTPU or after each status commands.
<i>totC</i>	Total execution time (in seconds) used by task within the profiling time
<i>tick</i>	The clock tick (in seconds) of the RTPU on which this task is executing. The resolution of the profiling is one tick.
<i>minU</i>	The minimum amount of CPU utilization required by the task in one cycle.
<i>maxU</i>	The maximum amount of CPU utilization required by the task in one cycle.
<i>avgU</i>	The average amount of CPU utilization required by the task over the profiling period <i>ptime</i> .
<i>minC</i>	The minimum amount of CPU time used by the task in one cycle.
<i>maxC</i>	The maximum amount of CPU time used by the task in one cycle.
<i>avgC</i>	The average amount of CPU time used by the task in one cycle.
<i>warn</i>	Number of warnings since last status command. The first warning message received is displayed on the following line, prefixed with <i>WARNING></i> . The warning message is reset after being displayed once by a <i>status</i> command.
<i>Error message</i>	If the task is in the error state, then the line following the task's status will print an error message corresponding to the error that caused the task to go into the error state. The message will be prefixed with <i>ERROR></i> . The error message will be displayed as long as the task remains in the error state. Use the <i>clear</i> command to get a task out of the error state. The error message is always displayed when there is an error, and not displayed when there is no error. This cannot be changed with the <i>status set</i> command.

Since a main program which uses this *sbsCmdi()* interface is generic to any application, it

can be stored in a library itself, and thus an application can be assembled by way of this interface without having to write any code.

4.4.2 External Subsystem Interface

The external subsystem interface allows any external program to communicate with the master task via ethernet, and thus allow an external program to control the execution of tasks in the subsystem. As with the command-line interface, only a single line of code is required:

```
sbsNetwork("portname",mysbs);
```

The first argument *portname* is a logical name that the master task is using to call the connection. An external program can attach to this task through the network by using the same *portname* as an argument to *enetCreate()*, which is part of the *ENET* facility provided by Chimera [70] as a user-friendly front-end to sockets.

The external subsystem can then issue commands by sending SBS messages through this network connection. The SBS messages available for controlling the subsystem are described in the Chimera program documentation, and offer all of the functionality available with the command-line interface through the network interface.

Note that one of the commands for the command-line interface is *network*, which in effect allows the user to issue an *sbsNetwork()* command. The advantage of this feature is that the user can start up the command-line interface, then after issuing a few instructions, follow-up by letting an external subsystem assume control. When the external subsystem terminates, or if the network connection is lost, control returns to the user via the command-line interface. A similar effect can also be achieved which bypasses the necessity of giving the initial network command at the command line by following the *sbsNetwork()* line with an *sbsCmd()* line. It is even possible to start-up with one external subsystem controlling this subsystem, and part-way through the application dynamically disconnect and reconnect to a different external subsystem, without ever having to shutdown any part of the control subsystem.

As with the command-line interface, this network interface to external subsystems is generic, with only a single argument (the *portname*) to be provided. Since this argument can

easily be provided by an environment variable or by requesting input from a user, the main program for a network interface to assembling software is generic and can be placed into a library. This eliminates the need to write any new code when assembling an application from existing modules.

4.4.3 Graphical User Interface

The *Onika Iconic Programming Environment* [16] is a hypermedia graphical user interface designed especially for assembling software. It uses the reconfigurable software paradigm described in this thesis.

Onika is written to communicate with the master task through the external subsystem interface, and therefore the interface command required in the master task is again only one line:

```
sbsNetwork("chimera",mysbs);
```

Onika is set up so that by default it uses a portname specified in a user environment variable. However, different port names can be substituted during the actual process of connecting to Chimera. Since this same main program is used whenever Onika is used, regardless of the application, the main program itself can be placed into a library and that code need not be written again.

Control systems engineers and real-time systems engineers can use the “engineer’s level” of the Onika interface, which greatly reduces development and testing time by presenting an interface designed to facilitate control feedback loop programming. The “application level” of the Onika interface, in which complete goal-oriented applications can be assembled from software previously stored in libraries by the control systems engineers. is available to those programming the applications.

Onika and the Chimera SBS mechanism were developed in parallel and designed to cooperate. As a result, the same terminology is used within the two systems, and the systems complement each other to provide an environment for software assembly that can be used in programming and using virtual laboratories and virtual factories.

4.4.4 Autonomous Program

The autonomous program interface commands are designed especially for the use in embedded systems, where an interface to an external subsystem is not feasible. A user-interface may be used to assemble, test, and debug an application. However, it is desirable that the same software modules used in an open-architecture environment not need to be reprogrammed for use in an embedded system. To address the need for creating such embedded code, we have designed the autonomous program interface, which mirrors the capabilities of the other software assembly interfaces, but allows the assembly instructions to be coded in C then compiled and stored in an EPROM along with the software libraries. The C code is may be placed directly into the the *main* program of the master task, or can be placed in a separate module and called from the master task.

The complete set of commands available for controlling a subsystem autonomously are described in the Chimera program documentation [70]. We present some of the more important commands in this section.

To create a task on one of the RTPUs in the subsystem, the program issues the *sbsSpawn()* command. This routine mirrors the *spawn* command that can be issued from the ofther software assembly interfaces. It takes the names of a *.rmod* file and RTPU as arguments, and creates a corresponding task in the subsystem. It returns a pointer to a *subsystem task* information structure (called the *stask* structure), which is used in the subsequent SBS autonomous program interface commands.

Once the task is created and initialized, it moves to the OFF state (refer to Figure 3.10 on page 33). Control signals are then sent to the task by calling the *sbsControl()* routine. The types of signals that can be sent include *on*, *off*, *kill*, and *clear*, which cause the task to transit into a new state. User input that is needed by the module and generally passed along through a user interface can instead be coded in with the signal.

In order to perform dynamic reconfiguration of the system, it is often necessary to send multiple signals at once. Multiple signals are sent to multiple tasks using the *sbsReconfig()* command. The argument to this routine is an ordered list of signals to be sent. The items in the list are processed sequentially in the specified order. Only a single acknowledgment

upon success is sent in response to *sbsReconfig()*. If an error occurs, then an error message is returned which identifies which signal was being processed, and all subsequent signals are not sent. Should the other signals be still need to be sent, then the master task can re-issue the *sbsReconfig()* command, but only with those items that have not yet been processed.

Certain aspects of the task can be controlled autonomously as well. For example, tasks are generally created with a default frequency specified in that task's *.rmod* configuration file (see Section 3.8). Those default frequencies can be obtained using the command *sbsFreqGet()* and reset using the command *sbsFreqSet()*.

A task may have module-dependent local information specified in its configuration file. That information can also be obtained or overridden, by using the commands *sbsGet()* and *sbsSet()* respectively.

The current status of a task in the subsystem can be obtained using the *sbsStatus()* routine. Alternately, the status of all tasks can be obtained simultaneously using *sbsStatusAll()*. The information returned for each task is the same as the information returned by the command-line interface, as described in Section 4.4.1.

Since the master task is responsible for instigating dynamic reconfigurations, it must wait for a signal from a task in one configuration before issuing the interface commands for performing the reconfiguration. The master task waits for a signal from one of the subsystem's RMOD tasks using the *sbsSigWait()* routine. The master task blocks until one of the specified signals is received. Signals which the master task is not interested in are automatically ignored and discarded. In response to that signal, the master task wakes up and continues execution with the next interface command. The master task can also execute conditionals based on the value of the signal, or the task that sent it.

For example, the following code segment exits if there is an error signal, and continues upon reaching any other signal:

```

signal = sbsSigWait(mysbs,NULL); /*i.e.allows signals from any task */
if (signal == SBS_SIG_ERROR)
    sbsFinish(mysbs);
else {
    sbsSpawn(...)
    etc.
}

```

Signals are stored internally as a bit-map, with a maximum of 32 signals. The following signals are predefined by the SBS mechanism:

<i>SBS_SIG_OFF</i>	task reached desired goal, then shut itself off.
<i>SBS_SIG_FINISH</i>	task reached desired goal, and continues to cycle.
<i>SBS_SIG_ERROR</i>	task encountered an error and has entered the error state
<i>SBS_SIG_WARNING</i>	task generated a warning, and continues to cycle
<i>SBS_SIG_SHUTDOWN</i>	task encountered fatal error, and has begun a graceful shutdown
<i>WN</i>	of the system
<i>SBS_SIG_ILLEGAL</i>	task has set the illegal configuration flag
<i>SBS_SIG_LEGAL</i>	task has set the legal configuration flag

The remaining signals are user-definable. Generally, they are defined to be module-specific, such that a master task using the module is aware of the possible user-signal. If not, then that user-signal is ignored.

Other routines are available to obtain more information once a signal is received, such as the source task and RTPU of the signal and other signals that may be pending. Details are given in the Chimera program documentation.

4.5 SBS Subsystem Internals

In the previous sections of this chapter we described the Chimera interfaces designed to support the reconfigurable software framework. In this section our focus changes to the operating system services that are provided to support those interfaces. Most programmers and users do not have to concern themselves with the internals of the SBS mechanism. They

are provided here for completeness and as a reference for readers interesting in designing similar or compatible subsystem control mechanisms.

The SBS Subsystem Mechanism makes use of the Chimera IPC system services, as shown in Figure 4.2. It does not contain any hardware dependent code.

Upon system start-up, the first thing to be initialized is an SBS server on each RTPU. This server handles all subsystem requests for the RTPU which comes from a single master task if the RTPU is used in exclusive mode. If the RTPU is used in shared mode, then it handles the initial requests for each subsystem, and spawns duplicate SBS server tasks for each subsystem using this RTPU.

During the server’s initialization, it sets up a message queue with the globally known name “*rtpuname:sbsserver*,” where *rtpuname* is the logical name of the RTPU.

The server also sets up a shared memory segment which includes the status information of all tasks local to that RTPU. Status information is then available to the master task through this shared memory.

Once the message queue and shared memory segment are initialized, the server blocks and waits for an incoming message from a master task.

4.5.1 SBS Master Task Initialization

The SBS master task is initialized by calling *sbsInit()*, as described in Section 4.4.4. The initialization routine first opens the specified *.sbs* configuration file. Syntactic details are




Figure 4.2: Structure of Chimera real-time IPC mechanisms

given in the Chimera program documentation [70]. The following subsystem information is specified in the *.sbs* file:

SUBSYSTEM: This entry specifies a logical name for the subsystem. This is especially useful in multi-subsystem applications where modules can be reused in the different subsystems. Each module's name can be prepended with the subsystem name to identify it.

SVARFILE: Specifies a *.svar* file to be used to configure the global state variable table (SVAR) mechanism, and should include the union of all input and output ports that may be part of the subsystem. Further details of the SVAR mechanism are given in Section 5.5.

MASTER: This optional entry is used to specify which RTPU will host all of the communication mechanisms required for the SBS interface. If not specified, the default is the RTPU on which the SBS master task is executing.

In addition to the above information, the following information is included for every RTPU that is part of the subsystem:

RTPU: This entry specifies the logical name of an RTPU that is to be accessible to the subsystem, meaning that tasks can be created and executed on that RTPU.

SCHEDULER: The *SCHEDULER* entry selects the type of scheduling strategy to use. Currently it can be one of RM for rate monotonic, EDF for earliest-deadline-first, or MUF for maximum-urgency-first. The real-time scheduler is described in more detail in Chapter 6. The Chimera RTOS also allows for custom real-time scheduling; however the SBS interface currently does not provide any special provisions to interface with them.

USAGE: This field controls access to the RTPU. It must be either exclusive (the default) or shared. In exclusive mode, no other subsystem can use this RTPU. In the shared mode, other subsystems can make use of the RTPU. Care must be taken when using the shared mode, since the real-time scheduling must cross between multiple subsystems, and hence real-time scheduling analysis of the

subsystem or application may break down. The primary purpose of the shared mode is to allow multiple subsystems to share I/O devices or SPPs, which must be hosted by a single RTPU

ERRPRINT: This field controls the verbosity of error messages during run-time. It must be either errors, warnings (the default), or none. In errors mode, only errors are displayed on the user's console at run-time. In warnings mode, both errors and warnings are displayed at run-time. In none mode, neither errors nor warnings are displayed during run-time. Note that regardless of the setting of this variable, errors and warnings will always be displayed in response to a status command given by the user.

MINFREQ, *MAXFREQ*: The minimum and maximum frequency of a task expected on this RTPU, in cycles per second (Hz). Default is 1.0 Hz. These options are used to control the scaling of the criticality of the task's frequency. All tasks with frequencies less than or equal to *MINFREQ* assume the lowest criticality, and all tasks with frequencies greater than *MAXFREQ* get the highest criticality. The criticality of tasks in between are scaled logarithmically. If too small a range is given between *MINFREQ* and *MAXFREQ*, then tasks outside the range will have the same criticality, and hence decrease real-time scheduling performance. Similarly, if the range is too large, then tasks in between may have the same criticality, and hence decrease scheduling performance. For example, in *MINFREQ* is 0.1, and *MAXFREQ* is 1000.0, then the frequencies 25 Hz and 30 Hz map into the same criticality value (the number of criticality values is scheduler dependent). On the other hand, if *MINFREQ* is 10.0, and *MAXFREQ* is 100.0, then tasks with frequencies of 25 Hz and 27 Hz might still get different criticalities. With the default Chimera 3.0 scheduler, 62 criticality values are used (values 0 and 63 are reserved by the SBS software).

Once the configuration file has been read, the initialization routine proceeds to create the necessary IPC mechanisms. First, an incoming message queue for reply messages from

SBS servers is created. A remote semaphore is initialized, which will allow the master task to block while waiting for signals to arrive from RMOD tasks.

For each RTPU specified in the *.sbs* file, the master task attaches to that RTPU's SBS server message queue, then sends a message requesting use of the subsystem. If the subsystem is to be used in exclusive mode, and no other subsystems have reserved the RTPU, then the server sends a reply allowing the master task to continue. If the RTPU is already in use by another subsystem, then an error is returned. If the subsystem requests that the RTPU be used in shared mode, and no other subsystems are using the subsystem in exclusive mode, then the SBS server spawns a duplicate server task, and returns a message indicating the new message queue to which the master task should send all subsequent messages.

When the server receives the message, it updates its internal tables to reflect that it is now connected to a master task, then blocks waiting for commands from that task.

The entire setup process described above is totally transparent to the programmer and user. They only have to ensure that *sbsInit()* is called by the master task, and that *sbsServer()* is executed on every other RTPU.

Once the master task is initialized, interface commands as described in Section 4.4 can be issued to execute the tasks on the RTPUs. The internals of these commands are now described.

4.5.2 Spawn: creating a new task

A new task is created by issuing the *sbsSpawn()* command, or sending a spawn interface command via one of the other interfaces. For these other interfaces, the command is converted into *sbsSpawn()* internally.

The two arguments to *sbsSpawn()* are the target RTPU and the name of a *.rmod* file. A message is sent to the SBS server on the target RTPU which includes the name of the file. Upon reception of the message, the server spawns a new task locally, with the filename as the argument. The new task then reads the *.rmod* file, and configures itself accordingly by attaching to the SVAR table and setting up its local state to reflect the task type, frequency and SVAR variables specified in the file. Symbol translations are performed based on the name

of the name of the module which provides the C code for executing the different methods through the lifetime of the task. For example, if the module name is *sample*, then symbol translations are performed for the routines *sampleInit()*, *sampleOn()*, *sampleCycle()*, etc.

The new task then reads the *in-consts* from the SVAR table, and executes the *sampleInit()* routine, as was shown in Figure 3.10 on page 33, and described in Section 3.6. When *sampleInit()* returns, a message is sent back to the master task acknowledging success of the spawn command. Should an error occur, then an error is sent back instead and the initialization of the task aborted. There is no error recovery routine for the initialization routine. Instead, since this is still non-critical execution of a task, the problem should be fixed, and the task re-spawned.

4.5.3 Sending Signals to Tasks

Once a task is created, a variety of signals can be sent to it, such as *on*, *off*, *kill*, and *clear*, using either *sbsControl()* or one of the corresponding interface commands which in turn call *sbsControl()*. The internals for sending each of these signals is the same. A message is sent to the SBS server on the RTPU of the task which should receive the signal. The server applies the signal to the internal finite state machine it maintains for the task (which is based on the internal port-based object structure shown in Figure 3.10 on page 33), and ensures that the signal is valid. Examples of invalid signals include sending an *on* signal to a task that is already cycling, or sending a *clear* signal to a task that is not in the *ERROR* state. These signals are ignored, and an error returned to the master task. Valid signals are passed along to the task, and the task makes a transition according to Figure 3.10 only after completing execution of its current component. If the task is not executing one of its components, then the transition occurs immediately. This method of transitioning ensures that if a task begins executing its cycle component (or any other component for that matter) it completes the execution and leaves the system in a known state before transitioning to a new state.

If an error occurs during the transition of states (which usually would occur as a result of executing one of the methods of the object in response to the signal) then the task sends

back an error message to the master task, otherwise an acknowledgment of success is sent to the master task.

With this synchronization, the master task must always wait for a reply before sending any other signals. This type of synchronization despite the blocking of the master task was selected for several reasons:

- If a problem occurs, the task causing the problem is quickly isolated.
- The master task is not involved in the critical execution of tasks; the critical tasks continue to execute at high priority.
- If several tasks need to be swapped at the same time, then the *sbsReconfig()* routine should be used to send multiple signals, and avoid the overhead of communicating between the master and server tasks.

The master task can also receive signals synchronously. Generally after the master task has created and turned on some tasks, it waits for a return signal to indicate the status of the job, such as completed, error, or reaching some kind of midpoint. The signals that are available are described in Section 4.5.3.

The master task can setup signal masks to ignore certain signals, either on a subsystem-wide basis or an individual per-task basis. When the master task performs an *sbsSigWait()*, then it blocks on the remote signal semaphore that was created during initialization.

A task sends a signal by using the *sbsSigSend()*. When it does, it first checks the current signal mask. If that mask has not been set, then it defaults to checking the subsystem-wide signal mask instead. If the signal is not masked, then the remote semaphore is signalled, causing the master task to wake up and continue with its execution. The master task knows which task and which signal were sent, by checking the return value of the *sbsSigWait()* routine.

4.6 Summary

Reconfigurable software can be used to support software assembly, where, given a library of software modules, the modules can be integrated and executed in real-time without the need for any glue code. In this chapter various interfaces for such software assembly were

presented, including command-line, graphical user interface, external subsystem, and autonomous programs. Details of sending signals between the master task, server tasks, and user tasks were also presented.

Chapter 5

Multiprocessor Real-Time Communication

5.1 Introduction

High performance real-time communication and synchronization is required in multiprocessor real-time applications, such as robotics, process control, and manufacturing. The communication must be predictable, such that no signals or messages are lost. Worst-case execution and blocking times must be calculable, so that real-time analysis of task sets using multiprocessor communication is feasible. Also, the communication mechanisms must be efficient and have little overhead, so that they do not dominate CPU utilization.

Previous research has concentrated on real-time multiprocessor communication using specialized network hardware [74], or require shared memory hardware which guaranteed bounded communication time [11] [50]. However, none of these protocols support the use an open-architecture bus, such as the VMEbus, which was not originally intended for real-time applications. The protocols require that processors have software control of dynamic priorities to use the bus; however, the VMEbus only has fixed priority which is set in hardware. We first provided practical real-time communication mechanisms especially for such backplanes in Chimera II [69]. The mechanisms included dynamically allocatable global shared memory (SHM), remote semaphores (SEM), and prioritized message passing (MSG). Due to the non-real-time aspects of the bus, these mechanisms were designed primarily for soft real-time communication. These mechanisms form the basis for the global state variable table (SVAR) mechanism, in which the amount of data that must be transferred between real-time tasks is minimized and bounded. As a result, a bounded waiting time for real-time communication is possible, even without dynamic software control of priorities on the bus.

Furthermore, in order to use any communication mechanism in a reconfigurable software application, it is necessary that the communication be transparent across processors. The

SHM, SEM, and MSG all provide this capability by using a novel underlying communication mechanism, called express mail, which allows non-blocking communication between the kernels on each RTPU in a multiprocessor system. The SVAR mechanism goes a step further and not only supports processor transparency, but also supports port-based objects. It allows for both static configuration and dynamic reconfiguration without the need for any glue code, allowing it to be used as the basis for software assembly.

The remainder of this chapter describes the IPC mechanisms that have been developed to support reconfigurable real-time applications, and is organized as follows: a review of an open-architecture backplane is given Section 5.2 in order to highlight the target architecture for our communication mechanisms. In Section 5.3 the Chimera express mail mechanism is described, which is the basis for the multiprocessing capabilities of Chimera as it provides real-time communication between the kernels on different RTPUs. In Section 5.4 basic Chimera IPC mechanisms are described, which include dynamically allocatable global shared memory, remote semaphores, and prioritized message passing. In Section 5.5 a more elaborate communication mechanism is described, call the state variable table mechanism, which has been designed especially for real-time communication between reconfigurable port-based objects. In Section 5.6 mechanisms for real-time communication to external subsystems are described. Finally, in Section 5.7 the multiprocessor communication mechanisms which have been designed into Chimera to support reconfigurable software are summarized.

5.2 Review Of A Typical Backplane Configuration

An RTPU is typically a single-board computer or multiprocessing engine (e.g. [23]), which has its own general purpose processor, local memory, timers, and both master and request access to the common bus. *Master* access refers to the ability of the RTPU to request the use of a common bus, and initiate transactions on that bus. A *request* access refers to the RTPU's ability to respond to the request of other RTPUs. The RTPU executes a real-time kernel which provides multitasking and hardware independence to the underlying hardware. The RTPU's local memory is dual ported so that it can also be accessed by other RTPUs via the backplane. The memory can also be accessed from at least two physical address spaces: the first is the *local base address* which is the address used by the local pro-

cessor; the second is the *remote base address* which is used by other RTPUs on the backplane¹. Although these two addresses could be the same, they usually are not. Some RTPUs have multiple remote base addresses, in cases where the backplane in use has multiple address spaces. For example, the VMEbus [44] has both A24 (i.e. 24 address lines used) and A32 (i.e. 32 address lines used) address spaces, which are distinctly separate. An RTPU must have a remote base address within at least one of those address spaces, but optionally it can have an address in both address spaces.

A typical multiprocessor backplane configuration was shown in Figure 3.3 on page 25. Each RTPU is in a different slot of the backplane. Sample local and remote base addresses of each RTPU's memory are also shown. The addresses are static for a particular hardware configuration, they are always known *a priori*, and made available to all the RTPUs in the system during bootup. Unlike LANs, where new computers can be added to the network without shutting the remaining computers, all RTPUs on a backplane must be powered down whenever an RTPU is added or removed. We therefore can assume that the maximal set of RTPUs, and their remote base addresses, are known to all RTPUs during the bootup process. Obviously, some RTPUs may not be running even though they are powered; nevertheless, their addresses are still known by other RTPUs.

In order to perform a memory transfer across the bus, an RTPU must first arbitrate for use of the bus. If multiple RTPUs request the bus simultaneously, then only one of them is awarded the bus. On the VMEbus there are two possibilities: round-robin or fixed priority. Predictable real-time communication has been performed using the round-robin technique [66]. Unfortunately, the VMEbus hardware restricts to a maximum of four bus masters, and thus the combination of RTPUs, bus adaptors, and special purpose processors cannot be more than four. In addition, since supporting the round-robin mode is optional, not all hardware can make use of it. These two factors are far too limiting for most applications; thus, we must use the alternative, which is a fixed priority arbitration scheme. With this scheme each bus master is assigned a fixed priority on the bus, and when a task on that

¹ The *remote base address* is often referred to by the bus name instead; e.g. for the VMEbus it is often known as the *VME base address*, while for the Multibus II it is known as the *Multibus base address*.

RTPU requests use of the bus, it then inherits the priority of the RTPU. The problem with this scheme is that a low priority task on a high priority RTPU may indefinitely lock out a higher priority task on a lower priority RTPU. In order to provide practical real-time communication mechanisms for the VMEbus, this issue must be addressed.

In addition to providing dual-ported memory, most RTPUs have some other hardware support for multiprocessor synchronization. One common form is the atomic *read-modify-write* (RMW) operation. An RMW operation involves reading the current value of a memory location, and possibly updating it with a new value, implemented in such a way that it is guaranteed to be atomic. For example, the MC68030 single board computers used to implement Chimera support the *test-and-set* (TAS) and *compare-and-swap* (CAS) instructions [43].

There are two common methods of implementing these RMW instructions over a shared bus, only one of which works correctly. The correct way is for the processor to lock both the shared bus and the local bus of the remote RTPU which owns the memory. This method ensures that no other processor can access the same memory location, as both the backplane bus and processor's local bus are locked. An alternate (and faulty) method of implementing these instructions is to lock the shared bus only¹. In such a case, an RTPU performing an RMW operation on remote memory will successfully lock out all other RTPUs on the bus. However, since the RTPU which owns the memory does not go through the bus to access the local memory, it is not locked out. Hence this violates the criterion of being atomic, thus making the instruction useless for performing atomic operations. The method of implementing the RMW instruction over the bus is usually dependent on the manufacturer of the RTPU, and not on the processor itself, but sometimes is jumper selectable.

¹ The most reliable way of checking which implementation of an RMW instruction is used by a particular model of RTPU is to use a bus analyzer (e.g. VMETRO VBT 321 for a VMEbus [77]) and trace an RMW operation. Also, different RMW operations may be implemented in a different way for the same RTPU. For example, the Ironics IV3230 which has an MC68030 processor properly implements the TAS instruction by holding the address strobe, which results in locking the remote RTPU's local bus, thus providing the proper atomicity of the operation. However, the CAS instruction is implemented by locking the VMEbus only, which means that although other RTPUs cannot gain access to the memory through the VMEbus, an RTPU which can access that memory locally (which is generally the case for at least one RTPU in the system) can still modify the memory, thus creating a race condition and causing the instruction to not be atomic.

A second form of synchronization usually made available by the hardware is interrupts. These generally come in two forms: *bus interrupts* and *mailbox interrupts*. The implementation of the bus interrupts is hardware dependent. For example, the VMEbus has seven levels of interrupts (IRQ1 through IRQ7), with level 7 having the highest priority. Several limitations occur with VMEbus interrupts, such as the limited number available, and the restriction that the same processor must handle all interrupts on the same level. The bus interrupts are thus a valuable resource which must not be wasted. In addition, many I/O devices on the bus also use the bus interrupts, and hence the RTPUs may not be able to use them among themselves. An increasingly popular alternative are mailbox interrupts. These interrupts do not require any special support from the shared bus. Instead, an RTPU which wants to interrupt another RTPU performs a memory operation over the bus. The receiving RTPU translates this memory write into a local interrupt for the RTPU. The number of mailbox interrupts available on an RTPU is hardware dependent. However, we show in Section 5.3 that, as long as the hardware supports at least one mailbox interrupt, an arbitrary number of mailbox interrupts can efficiently be multiplexed in software. Using mailbox interrupts for all interprocessor interrupts is recommended, as it frees the bus interrupts to be used exclusively by I/O devices and special purpose processors which do not have the ability to become a bus master.

In the remainder of this chapter, a variety of communication mechanisms are presented, which have been developed especially for backplane interprocessor communication and synchronization for reconfigurable systems.

5.3 Express Mail

Reconfigurable software modules must be able to execute on any of the RTPUs in a multiprocessor system. Since these modules must also be designed independent of the target hardware setup, the interprocessor communication between the target RTPUs must be transparent to the software module.

The necessary transparency for the communication has been achieved by developing Chimera as a multiprocessor operating system, in which the kernels on each RTPU communicate with each other. All of the hardware dependencies of the communication can then be

hidden within this lower level communication, so that the user-level communication mechanisms, as described in the subsequent sections of this chapter, are transparent.

When the real-time kernels on two RTPUs communicate with each other, it is necessary that the kernel on one RTPU does not block while waiting to synchronize with the other RTPU, as remote kernel blocking results in increased unpredictability when scheduling the local real-time tasks. In addition, the communication should be fast and require minimal overhead, so as not to lock up the RTPU or shared resources such as the bus for any extended period of time.

In this section, the *express mail* mechanism (abbreviated *XM*) that was developed and implemented in Chimera is described. It is the single most important feature that makes Chimera a true multiprocessor real-time operating system. It provides high-performance communication, targeted to a shared-memory architecture with a small number of RTPUs (where “small” is defined as less than 10), as is typical with most VMEbus-based systems (see Figure 3.3 on page 25). For systems with many more processors, they should be divided into multiple subsystems, each with its own isolated bus. The buses are isolated by the use of gateways, which allow for the exchange of data between the subsystems, but do not allow the local bus usage of one subsystem to interfere with the bus usage of the other subsystem. The inter-subsystem communication described in Section 5.6 can then be used to communicate between these different subsystems.

The mechanism is called express mail because it is based on setting up structured mailboxes on each RTPU. These mailboxes are the only remote memory locations known to a kernel at bootup time. A kernel sends a message to another kernel by placing the message in the other kernel’s mailbox, then sending a mailbox interrupt to notify the remote RTPU of the pending message. An express mail server reads and processes the message. The server provides several services: it acts as a name server for dynamically setting up user-level inter-processor communication channels; it provides system information about the local RTPU; it signals or forwards messages to local tasks, and is used to implement an extended file system, where a task on one RTPU can transparently access the file system that is local to a different RTPU.

5.3.1 Mailbox Structure

The XM mailbox consists of several components. It includes an *alive* status value, *ntasks* wakeup words, *nrtpu* mailbox headers, *nrtpu* mailbox buffers of size *bufsize*, and *nmbox* mailbox interrupts, where *ntasks* is the maximum number of tasks for an RTPU, *nrtpu* is the number of RTPUs in the system, and *nmbox* is an arbitrary number of unique mailbox interrupts that can be sent to the RTPU. A copy of this mailbox structure exists on each RTPU. The memory map of an XM mailbox with *ntasks*=8, *nrtpu*=3, *bufsize*=1Kbyte, and *nmbox*=8 is shown in Figure 5.1.

The *alive* status value shows the current status of the RTPU. This value allows one RTPU to check whether or not an RTPU is executing before attempting to send a message.

The *wakeup* words are used for interprocessor blocking. It allows a task on one RTPU to block, while waiting for a task on the same or different RTPU to wake it up.

The *mailbox headers* contain information about mail messages sent between RTPUs; the messages themselves are stored in the *mailbox buffers*. The structure of each mailbox




Figure 5.1: Memory map of express mail buffers for a system with 3 RTPUs.

header is shown in the blowup portion of Figure 5.1. The fields in the structure are defined as follows:

<i>bid</i>	The RTPU ID of the current <i>xmheader</i> , such that <i>xmheaders[bid]=bid</i> .
<i>in</i>	A pointer, relative to <i>xmbuffer[bid]</i> , into the intended recipient's buffer, for the next message.
<i>out</i>	A pointer, relative to <i>xmbuffer[bid]</i> , into the buffer of messages received from RTPU <i>bid</i> , which is where the next message retrieved should be read from.
<i>*xmalive</i>	A pointer to the alive status value on RTPU <i>bid</i> .
<i>*xmwakeupt</i>	A pointer to the XM wakeup words on RTPU <i>bid</i> .
<i>*xmheaders</i>	A pointer to the XM headers on RTPU <i>bid</i> .
<i>*xmbuffers</i>	A pointer to the XM buffers on RTPU <i>bid</i> .
<i>*xmmailbox</i>	A pointer to the mailbox interrupt locations on RTPU <i>bid</i> .

The *xmalive*, *xmwakeup*, *xmheaders*, *xmbuffers*, and *xmmailbox* pointers are usable by the XM routines on the local RTPU, and point to the different components of the XM mailboxes on remote RTPUs.

The *mailbox interrupts* are used to expand the interrupt capabilities of the RTPUs. A mailbox interrupt refers to a write operation into a remote RTPU's memory which is converted into a local interrupt on that RTPU. Its use eliminates the need to use VMEbus interrupts for synchronization between RTPUs, freeing them for use by I/O devices. Most RTPUs, however, only support one or two mailbox interrupts. To expand on that number, the express mail mechanism also provides a number of mailboxes. A mailbox interrupt is then sent by first writing to one of these locations, then by a write to a second *trigger* location, which is one of the hardware supported mailbox locations. Therefore, when using the express mail system, two write operations are required to send a mailbox interrupt. For RTPUs that do not support mailbox interrupts at all, the trigger can instead be a bus inter-

rupt, and thus a combination of a write operation and a single bus interrupt is used to implement the arbitrary number of mailbox interrupts.

The express mail mechanism reserves use of three of the mailboxes: one for resetting a remote RTPU, a second for signalling that a task should wakeup, and the third for signalling that a message has been placed in an XM buffer. The remaining mailboxes are user-definable.

Given the above structure of mailboxes for implementation of the express mail, the following functions can then be implemented. These functions are generally made from other system calls, and not by user code. For example, the *shmCreate()* call, which sets up a shared memory segment on an RTPU, sends an express mail message to the RTPU on which the shared memory should be allocated. The express mail messages are transparent to the program which calls *shmCreate()*.

xmInit: Initialize the cross reference pointers to the XM buffers of all the RTPUs.

This routine is called during the kernel start-up. The base address of the shared memory to be used for the mailbox structure on each RTPU is passed as an argument by the kernel, based on the current hardware setup of the system.

xmInitLocal: Initialize the local XM buffer, by setting all the indexes to 0, indicating empty buffers. The XM mechanism defines three mailbox interrupts: *XM_MBOX_RESET*, which signals the board to do a warm boot; *XM_MBOX_SIGBUF*, which signals that an XM message has been placed into a buffer; and *XM_MBOX_SIGWKUP*, which indicates that a task that is blocked must be signalled to wake up. The *xmInitLocal()* routine installs the interrupt handlers for each of these possible mailbox interrupts. The other mailbox interrupt locations are user-definable, using the *xmMboxInstall()* routine described below.

xmBlock: The task calling this routine blocks until the reception of an *xmWakeup()* signal. It performs a *P()* operation on a local semaphore. The local semaphores are stored in an array called `_xmwaitsem[ntasks]`; note that this array is not in the shared memory express mail structure, since the values are all local.

xmWakeup: Send a wakeup signal to a task on a remote RTPU. If that task is not blocked, then the signal is ignored. When this routine is called, the wakeup bit for the target task is set, and an *XM_MBOX_SIGWKUP* mailbox interrupt is sent to RTPU *bid*. When the interrupt handler on the target RTPU is called, it performs a *V()* operation on the local semaphore that the blocked task is waiting on. The task that calls *xmWakeup* does not block, thus does not wait for any acknowledgment that the remote task has been signalled.

xmWrite: Write a message into the XM buffer of the destination RTPU. Since the local RTPU has a reserved mailbox for itself on the destination RTPU, there is no need to lock out any of the other RTPUs. The problem of multiprocessor synchronization is thus reduced to one of local synchronization, and hence eliminates the multiprocessor synchronization problems. Once the message has been placed in the remote buffer, the *in* pointer on the remote RTPU is updated, and an *XM_MBOX_SIGBUF* mailbox interrupt is sent to the remote RTPU. A task on the remote RTPU (which in Chimera is always the XM server task, although it does not have to be) then wakes up and performs an *xmRead*. As far as the express mail mechanism is concerned, messages are untyped, and are placed in the buffer on a first-come-first-serve manner. It is the responsibility of the routines which make use of the express mail to add semantics to the messages and signals that are sent through this mechanism. Priority-based communication (such as user-level message passing) is obtained by first using the express mail to set up the prioritized queues, and then bypassing the express mail once the queues have been created.

xmRead: This routine is called by the XM server in response to receiving and *XM_MBOX_SIGBUF* mailbox interrupt. Every XM buffer is checked for a possible message. The check is simple, where a message is present if *in* \neq *out*. It is possible that more than one buffer holds messages, as the mailbox interrupts are not stacked (i.e. if multiple RTPUs send the same mailbox interrupt, only one will be received). Therefore, it is necessary to check every mailbox for incoming messages. Since there is only one comparison required per incoming

mailbox to check for messages, and there is only one mailbox per RTPU in the system, the overhead for checking all the mailboxes is low and bounded. Reading the message is a simple matter of first retrieving the number of bytes to copy, which is at the location pointed to by the *out* pointer, then copying the data from the mailbox to the memory pointed to by the argument *msg*. Once the data is read, the *out* pointer is updated. If $in \neq out$, then there is still data to be read.

xmMboxSend: This routine sends a mailbox interrupt to a destination RTPU. When it sends the interrupt, it places the non-zero value in the buffer, which is passed along to the interrupt handler on the remote RTPU. The *xmWrite* and *xmWakeup* calls automatically call this routine to send the *XM_MBOX_SIGBUF* and *XM_MBOX_SIGWKUP* interrupts respectively. For any of the user-defined mailbox interrupts, this routine must be called explicitly.

xmAlive: This routine checks if the RTPU bid is executing. If it isn't it returns an error. This routine is automatically called by *xmWrite* and *xmWakeup* before performing any remote operations.

xmLock, *xmUnlock*: These routines use the atomic test-and-set instruction to provide the lowest level locking available in a multiprocessor system, which is a spin-lock. A time-out mechanism is built-in so that obtaining a lock can be time-bounded.

The exact syntax for the Chimera implementation for the functions is given in the Chimera program documentation [70].

The total shared memory consumed by the mailbox structure on each RTPU is

$$size = 4*(1+ntasks+nmbox) + nrtpu*(sizeof(xmheader)+bufsize) \quad (5)$$

where $sizeof(xmheader)$ is 32 bytes. For the example shown in Figure 5.1, the total is 3268 bytes per RTPU. Note that this is with 1KByte buffers. The size of the buffers should be chosen based on the sizes of the messages to be sent. The only time that *xmWrite()* blocks waiting for another RTPU is if the remote RTPU's XM buffer is full. In Chimera, the express mail is used for system messages which are usually less than 32 bytes long, with the

occasional longer message of approximately 256 bytes. By setting the buffers to 1KByte or longer, we have found that such blocking has never occurred in our applications.

5.3.2 Interfacing with the Host Workstation

One major advantage of using express mail is that an RTPU does not block waiting for another RTPU to complete its computation. For this reason, even if a single-board-computer involved in the express mail communication is non-real-time, it does not affect the real-time performance of the RTPUs communicating with it. By taking advantage of this characteristic of the XM mechanism, the host workstation can be viewed as an RTPU within the real-time environment, even though it is non-real-time. Processes and an XM server on the host workstation can communicate with the real-time kernels on the RTPUs using the same mechanism. The result is that most of the IPC mechanisms in Chimera, including the global shared memory, remote semaphores, message passing, global state variable table, and subsystem interface commands not only work between tasks on RTPUs, but also work to communicate between the host workstation and the real-time tasks.

Involving the host workstation in the express mail communication does require some additional support because of differences in the host operating system. First, the memory of the host workstation is often reserved by the host operating system, which uses virtual memory to page data in and out of that memory. This is not suitable for the XM mailboxes. Therefore the memory required by the host workstation is stored remotely, using one of the following methods:

- If there is a gateway between the host workstation and the target bus, and that gateway has memory, then store the host's XM mailboxes in that memory.
- If there is no gateway, but the target bus has a memory board installed, then store the XM mailboxes in that memory.
- If there is neither a gateway nor a memory board, then store the XM mailboxes in the memory of one of the RTPUs in the system.

In addition, the host workstation generally does not support mailbox interrupts, thus requiring that bus interrupts be used. The bus interrupt causes an interrupt handler on the host workstation to be called, which in turn sends a signal to the XM server.

Often, the host workstation does not support the TAS instruction, which is required for proper mutual exclusion using *xmLock*. To alleviate this problem, the *xmLockFix* routine was developed, which implements a two-step synchronization to guarantee mutually exclusive access to shared memory between the host workstation and the RTPUs. The algorithm combines the use of the TAS hardware synchronization used for *xmLock* with a software synchronization presented in [60].

```

1: struct xmlock {
2:     byte  rtpumutex;
3:     byte  hostmutex;
4:     byte  turn;
5:     byte  flag[2];
6: }
7:
8: enum xmwho {RTPU, HOST};
9:
10: xmLockFix(struct xmlock *xml,enum xmwho mytype) {
11:     if (mytype == RTPU)
12:         while (tas(&xml->rtpumutex) != 0) delay(0.0001);
13:     else
14:         while (bset(&xml->hostmutex) != 0) delay(0.0001);
15:     xml->flag[mytype] = 1;
16:     xml->turn = NOT mytype;
17:     while (xml->flag[NOT mytype] && xml->turn == NOT mytype)
18:         delay(0.0001);
19:     return;
20: }
21:
22: xmUnlockFix(struct xmlock *xml,enum xmwho mytype)
23:     if (mytype == RTPU)
24:         xml->rtpumutex = 0;
25:     else
26:         xml->hostmutex = 0;
27:     return;
28: }

```

In lines 11 through 14, the first lock is obtained. If it is an RTPU trying to obtain the lock, then the *rtpumutex* lock is obtained, using the *TAS* instruction, which is guaranteed to be atomic among multiple RTPUs that support the instruction. If it is the host trying to obtain the lock, which does not have the *TAS* instruction, then the *BSET* (byte-set) instruction is used to obtain the *hostmutex* lock, which is guaranteed to be atomic on a single processor, but not on multiple processors.

When a task reaches line 15, then it is guaranteed that there is a maximum of two tasks that can be trying to obtain the second lock: one task from one of the RTPUs, and one task on the host workstation. At this point, since the host does not support the TAS instruction, we use the two-process software mutual exclusion algorithm from [60], which is shown above in lines 15 through 18. Only one of those two tasks can proceed at a time, and the other waits until the task getting the lock calls *xmUnlockFix()*.

The express mail also allows for the implementation of an extended file system, where any task on any RTPU can use of the file system on the host workstation. This is accomplished by making use of the express mail to implement transparent remote procedure call versions of system calls such as *open()*, *read()* and *write()*. The result is that all tasks on any RTPU can share the same file system in a transparent manner, thus ensuring the hardware and application independence of software modules that require use of the filesystem.

5.4 Basic IPC

The basic interprocessor communication (IPC) facilities required to support the more advanced reconfigurable software communication mechanisms are dynamically allocatable global shared memory, remote semaphores, and message passing. Chimera provides a convenient hardware-independent interface to these IPC mechanisms by designing them as objects which make implicit use of the express mail described in the previous section.

The operating system takes care of the details such as the physical locations and address spaces of the RTPUs. The interface to the different mechanisms is similar: a *create* routine is to be called by only one task to create the object. Once created, any other task may attach to it to make use of the shared object. The task that creates the object is already attached to it. Most objects require some initialization, and thus the create/attach separation is designed to provide a clear distinction for which task is responsible for initializing, and if necessary maintaining the resource. Once attached, other primitives are available for accessing the object, depending on the object type. When a task is finished, it can detach from the object. The final task to finish with the resource can then destroy it. The interfaces for the basic IPC are described in this section.

The basic IPC objects are created dynamically with a call to an *xxxCreate()* routine, where *xxx* is replaced by the module name *shm*, *sem*, or *msg* for the shared memory, remote semaphores, and message passing IPC respectively. There is no need to pre-specify these objects. Each object has a logical name in two parts, the first part is the name of the RTPU or memory board on which the object is to be physically located, and the second is a name for the object. The compounded name has the form:

“rtpuname:resourcename”

and is used only for the *xxxCreate* and *xxxAttach* routines. There is no need to specify any physical addresses of the RTPUs, thus making the code much more portable. A pointer to the object is returned by the create or attach routine, and that pointer is then used by the local task in all subsequent accesses to the object. Since the resources are allocated dynamically and accessed through hardware-independent interfaces, they can be configured based on application information at run-time, which is a necessary feature for using these mechanisms with reconfigurable software.

Rtpuname is the logical name of the RTPU in the system whose memory is to be physically used to store the shared object. The memory on a bus adaptor joining the host workstation and real-time VME chassis, if available, can also be used by using the RTPU name of the host workstation. IPC segments can also be created on memory boards in the system, by specifying the logical name of the memory board instead of the RTPU name.

The IPC mechanisms can also be used for local communication without any modification or special casing. Therefore, when one task communicates with another task, it makes no difference whether the two tasks reside on the same RTPU or different RTPUs (except possibly in speed of transfers over a bus), which is another necessity for IPC in a reconfigurable system.

The following sections provide more detail on the basic IPC, and explains the way the XM server is used in the process of allocating and deallocating these segments. Syntactic details are given in the Chimera program documentation [70].

5.4.1 Dynamically Allocatable Global Shared Memory

In reconfigurable systems, the global shared memory requirements are typically application dependent, and the physical location of that memory is only known at run-time. Reconfigurable software modules, however, must be developed independent of the application and target hardware setup. Therefore, any software written to use shared memory must be done relative to the base pointer of that segment, which will only be available at run-time.

The global shared memory (abbreviated SHM) capabilities of Chimera provide the dynamic allocation of shared memory segments as required by reconfigurable systems. They are used as the basis for the global state variable table mechanism which allows for the integration of port-based objects.

One task in the system can create the SHM segment, which is defined as an object, by issuing a call to *shmCreate()* and specifying the logical name and memory size as arguments. The Chimera software parses the logical name of the segment, then sends a message to the XM server on the RTPU where the SHM segment is to be physically located. The XM server on that RTPU receives the message then allocates the memory locally for the shared memory segment using *malloc()* (or remotely on a memory board using *memAlloc()*), then marks that memory as global by using the Chimera routine *mglobal()*. The XM server then returns a message which contains a pointer to that new SHM segment, relative to the base address of that RTPU's memory. The XM server on the RTPU of the task originally making the request then takes the memory pointer, and adds appropriate base offset pointers depending on the hardware configuration of the system. The *shmCreate()* routine returns that pointer. The SHM segment pointer can then be used by the task as though the memory object is local; that is, all of the hardware dependencies for accessing the remote SHM object are taken care of by the operating system and are thus transparent to the task.

Other tasks can then attach to the shared memory segment using the *shmAttach()* routine. As with the *shmCreate()* routine, the logical name of the SHM segment is passed to *shmAttach()*. The XM servers operate as a distributed name server for converting the logical name into a physical address of the memory segment that was dynamically created. The XM server on each RTPU keeps a database of IPC segments created locally; therefore, if the segment was created on a remote RTPU, a message is sent to the remote XM server, and

the reply contains the physical address. The local XM server then adds the necessary base offsets as was done with *shmCreate()*, and the resulting pointer is returned by *shmAttach()*. Note that the task that performs the *shmCreate()* does not have to also call *shmAttach()*, since the pointer returned by these two different routines both point to the same memory location.

After a task performs *shmAttach()*, it can then use the shared memory at will. Of course, synchronization may be required in order to protect critical sections. In that case, the remote semaphores can be used to provide synchronization.

5.4.2 Remote Semaphores

Remote semaphores (SEM) provide a higher-level synchronization than the spin-locks provided by the express mail. They are used by the subsystem interface commands for signalling tasks on remote RTPUs, and by aperiodic servers which must wait for an interrupt from an external device, as interrupts are converted by interrupt handlers to semaphore signals.

The Chimera mechanism implements the traditional *P()* and *V()* semaphore operations across multiple processors. Semaphores can be either *binary*, to protect a critical section, or *counting*, to use it to protect limited resources. The *P()* operation may cause a task to block if the resource is not available. That task is signalled when the resource becomes available. In a single-processor system, both the semaphore and the signalling can be performed locally. However, in a multiprocessor environment, the semaphore value must be stored in shared memory, and the signal may have to be sent to a remote RTPU. In this case, even the semaphore value itself must be shared, and synchronization is required for that.

The express mail mechanism is used to provide the underlying support, including the shared memory allocation, spin-locks, and remote signalling mechanism. The *semCreate()* routine operates similarly to *shmCreate()*, in that it first creates a small shared memory segment which contains a remote semaphore object. Since this structure is of a fixed size, there is no need to specify the segment size; instead, the initial value of the semaphore is specified as an argument to *semCreate()*. For binary semaphores, the initial value should be 0 or 1, while for counting semaphores the initial value should be greater than or equal to 0.

The *semAttach()* routine operates analogously to *shmAttach()*, and allows a task to attach to an already-created semaphore.

The semaphore structure has a lock for the shared memory value, and uses *xmLock()* to obtain the lock. Once the lock is obtained, the semaphore value can be decremented or incremented using *semP()* or *semV()* respectively. If a task calls *semP()* and the semaphore value decreases below zero, then the resource is in use, and the task blocks on the local *_xmwait-sem* semaphore. If a task calls *semV()* and another task is waiting on that semaphore, then an *xmWakeup()* is performed to signal the blocked task.

5.4.3 Prioritized Message Passing

A common form of communication between processors is message passing. The underlying express mail is a real-time message passing mechanism; however, it is designed such that a single express mail server reads messages from the queue in a first-in-first-out (FIFO) manner. This message passing is in a reconfigurable system primarily for sending messages between the master and server tasks, as well as for synchronous inter-subsystem communication.

The prioritized message passing mechanism uses the express mail to set up objects which form the message queues, then uses the message queues to send real-time prioritized messages between tasks which can be either on the same RTPU or on different RTPUs. The structure of the message object is such that it can be arbitrarily-sized, messages can be transferred data with little overhead, and messages can be retrieved from the queue using any policy. The policies currently supported are FIFO, last-in-first-out (LIFO), or highest-priority-first (HPF). This section describes this flexible real-time prioritized message passing scheme.

Message queues are created with the *msgCreate()* routine, which operates similarly to *semCreate()*, in that it creates an object of type *msgQueue* in shared memory and includes XM locks for ensuring proper synchronization. The object is of the type *msgQueue* with *blknum* message headers. An argument to *msgCreate()* is used to specify the policy for retrieving the messages; currently the flags *MSG_FIFO*, *MSG_LIFO*, or *MSG_HPF* are supported. The *msgCreate()* routine returns a pointer to the shared *msgQueue* object.

Once a message queue is created, any other task may attach to it using `msgAttach()`. As with `msgCreate()`, this routine returns a pointer to the shared `msgQueue` object. Afterwards, a task may place a message into the queue using `msgSend()`, or retrieve a message from the queue using `msgReceive()`.

In the next section we describe the structure of the `msgQueue` object which allows the same mechanism to efficiently support various types of prioritized message passing schemes.

5.4.3.1 Message Queue Object

The `msgQueue` object is created with the initial structure shown in Figure 5.2. The `segname` field is the logical name of the object. `Blknum` is the number of blocks to create for the segment, which translates into the maximum number of messages. The `blksize` field is the size of each block as defined by the programmer; it should be at least the size of the average message for best performance. The `flags` field is obtained as an argument from the call to `msgCreate()` and specifies the type of policy to use for inserting messages into the message queue. The `mutex` field is used to lock the object using `xmLock()`, while the `mutexfix` field is for locking with `xmLockFix()`. The use of these fields are described in more detail below.

Several linked lists are created: `headfree`, which contains a list of free headers; `headused`, which contains a list of used headers and is initially empty, and `blkfree`, which contains a




Figure 5.2: Initial structure of a message queue object.

list of free blocks, and is for the body of messages. *Tailused* points to the tail of the *headused* list. The header blocks are of type *msgHead* and store information including the *type*, *priority*, and *size* of each message. *Link* points to the first block of a message. When the queue is initialized, there are no messages, and hence this *link* pointer is *nil*. At the head of each data block is the *msgBHead* structure, which also includes a *link* pointer, allowing the linking of multiple blocks in cases where the size of message is greater than *blksize*.

When a message is placed into the message queue using the *msgSend()* routine, the next free header is removed from the *headfree* list, and inserted into the *headused* list. When using a LIFO message queue, the message is placed at the head of the list. When using a FIFO message queue, the message is placed at the end of the list, which is pointed to by *tailused*. If a highest-priority-first message queue is used, then an insertion sort is performed on the list, such that the highest-priority message remains at the head of the queue.

The next free data block is removed from the *blockfree* list. The link pointer in the message header points to this block which contains the message data. If the size of the message is less than *blksize*, then only a single block is required. However, if the message is larger than *blksize*, then more than one blocks can be used to store the message, and they are linked together using the *link* pointer at the head of each block.

When a task retrieves a message, using *msgReceive()*, the next message to be retrieved is always at the head of the *headused* list. The data from the blocks pointed to by that header is passed back to the user, then the header is placed back on the *headfree* list, and any blocks that were used by that message are placed on the *blkfree* list.

This structure of the message queue was selected for several reasons:

- Any policy can be used for assigning priorities to the messages. The mechanism remains the same, the only difference is the policy required for inserting a new message into the *headused* list. To change the method in which messages are retrieve is a simple matter of providing an alternate policy for inserting messages into the message queue.

- It is very inefficient to call *malloc()* every time to allocate memory based on the size of a message. Therefore, the memory required is allocated when the queue is created, and is separated into several blocks which can quickly be claimed as necessary when messages arrive.
- Since messages are not necessarily retrieved FIFO, storing messages in a FIFO manner as could result in significant fragmentation, and would require memory management similar to *malloc()* to keep track of the free memory. Our implementation of using blocks eliminates the need for a complex dynamic memory management scheme.
- It is possible to have queues such that the average size of a message is quite small, but the worst-case message size is much larger. To allocate each memory block based on the worst-case size is inefficient. The linking of memory blocks supported by this mechanism allows such a long message to be sent, while only having to allocate memory blocks which are large enough to store the average message size. The maximum size of a message using this mechanism is *blksize*blknum*.
- The algorithms for inserting and retrieving both the headers and blocks from the free and used lists are trivial, only requiring two operations for each insert or retrieval. The only exception is when the highest-priority-first policy is used, in which case an insertion sort is required, and thus requires one additional compare operation per message already in the queue.
- All of the pointers are offset pointers, which mean that they are relative to the base of the message queue. This allows tasks on multiple RTPUs to access the same object, and use and update pointers in a manner such that the pointers remain meaningful to other RTPUs. The *mutex* and *mutexfix* fields are used to ensure mutual exclusion among the RTPUs when these pointers are being updated.

If a task attempts to retrieve a message, but there is no message in the queue, then it is placed on the *waitlist* and performs an *xmBlock()*. If a task sends a message to the queue

and the *waitlist* is not empty, then it calls *xmWakeup()* to signal the first task on that list. As with the *headused* list, the policy for inserting tasks into the *waitlist* can be specified by the user such that the highest priority task can be placed at the head of that *waitlist* if no messages are available. If no policy is specified, then the default action is to signal tasks to wakeup in a highest-priority-first manner.

Tasks that no longer require use of a message queue perform a *msgDetach()* to free any local resources. If the message queue object is no longer required by any other tasks, then the global resources can also be freed by calling *msgDestroy()*.

5.5 Global State Variable Table Mechanism

In the previous sections, we presented some of the basic IPC mechanisms which are required to support reconfigurable software. In this section, we describe a more elaborate IPC mechanism, the global state variable table (abbreviated SVAR for “state variable”), which was designed especially to support our notion of port-based objects.

The communication mechanism is based on using a combination of global and local shared memory for the multi-threaded exchange of real-time data between multiple tasks. A diagram of the data flow was shown in Figure 3.8 on page 29. Although the mechanism is designed especially for port-based objects, it can be used for any type of shared memory communication which is to be split between a global and local memory. The mechanism assumes that each task involved in the communication is self-contained on a single processor, and that the set of tasks involved in the communication are contained within a single open-architecture backplane. The rest of this section describes the mechanism relative to using it with port-based objects.

A *global state variable table* is stored in the shared memory. The variables in this table are a union of the input port and output port variables of all the modules that may be configured into the system. Tasks corresponding to each control module cannot access this table directly. Rather, every task has its own local copy of the table, called the *local state variable table*.

Only the variables used by the task are kept up-to-date in the local table. Since each task has its own copy of the local table, mutually exclusive access is not required. At the begin-

ning of every cycle of a task, the variables which are input ports are transferred into the local table from the global table. At the end of the task's cycle, variables which are output ports are copied from the local table into the global table. This design ensures that data is always transferred as a complete set, since the global table is locked whenever data is transferred between global and local tables.

Each task executes asynchronously. That is, it executes according to its own internal timer, and not according to a signal received from a different task. This method allows tasks to execute at different rates, and minimizes the inter-dependency of tasks, thus simplifying the real-time analysis of a configuration. A real-time scheduling algorithm for dynamically reconfigurable systems, such as the *maximum-urgency-first* algorithm [71] described in Section 6.2, can be used to guarantee the time and resource constraints of the task set, assuming that the state variable table mechanism used for communication is predictable. We now show that our mechanism is predictable when a proper locking mechanism for the global state variable table is selected.

First, we consider the utilization of the open-architecture bus, which is a shared resource among tasks which execute on different processors. When using the global state variable table for inter-module communication, the number of transfers per second (Z_j) for module M_j can be calculated as follows:

$$Z_j = \frac{\left(\sum_{i=1}^{n_j} S(x_{ij}) + \sum_{i=1}^{m_j} S(y_{ij}) + \Delta \right)}{T_j} \quad (6)$$

where n_j is the number of input ports for M_j , m_j is the number of output ports for M_j , x_{ij} is input variable x_i for M_j , y_{ij} is output variable y_i for M_j , $S(x)$ is the transfer size of variable x , T_j is the period of M_j , and Δ is the locking overhead required for locking and releasing the state variable table for each set of transfers.

Whether multiple modules run on the same RTPU, or each module runs on a separate RTPU, the bus bandwidth required for a particular configuration is bounded, and we defined that bound as B . Therefore, B can be used to determine whether there is sufficient bus bandwidth for a given configuration with k modules as follows:

$$B = \sum_{j=1}^k Z_j \quad (7)$$

where Z_j is the number of transfers per second for module M_j , as computed in (6).

Since the global state variable table must be accessed by tasks on multiple RTPUs, appropriate synchronization is required to ensure data integrity. A task which is updating the table must first lock it, to ensure that no other task reads the data while it is changing. The value of Δ depends on the type of locking used.

Two locking possibilities exist: keep a single lock for the entire table or lock each variable separately. The main advantage of the single lock is that locking overhead is minimized. A module with multiple input or output ports only has to lock the table once before transferring all of its data. There appear to be two main advantages of locking each variable separately: 1) multiple tasks can read or write different parts of the table simultaneously, and 2) transfers of data for multiple variables by a low priority task can be preempted by a higher priority task. Closer analysis, however, shows that locking each variable separately does not have these two advantages. First, because the bus is shared, only one of multiple tasks holding a per-variable lock can access the table at any one time. Second, we show later that the overhead of locking the table, which in effect is the cost of preempting a lower priority task, is often greater than the time for a task to complete its transfer. A single lock for the entire table is thus recommended.

An analysis of the timing and blocking of tasks when using the SVAR mechanism is given in Section 6.6.

5.5.1 Implementation Overview

The contents of the state variable table are specified in a configuration file, called the *.svar* file. The configuration file can either be created manually by the programmer (generally for testing purposes) or automatically generated by a higher level interface based on the needs of an application.

The state variable table is created using *svarCreate()*, where the logical name of an SHM segment and the *.svar* file to use are specified as an argument. A global shared memory seg-

ment is dynamically allocated by automatically calling *shmCreate()*, and the *.svar* file is read to structure the SHM segment for this multi-threaded communication. Any task can then call *svarAttach()* to attach to the previously created table, at which time a local copy of the table is made by allocating the space using *malloc()*. The local copy of the table only contains the variables which are required by the task, based on the *in-const*, *out-const*, *in-vars*, and *out-vars* as specified in the *.rmod* file of that task (cf. Section 3.8).

The *svarTranslate()* routine is used to translate logical variable names into physical pointers to the local state table. The programmer can then make use of any of the local state variables through these pointers. The local state variable table can be updated at any time by performing either an *svarRead()* for a single-variable update or *svarCopyFromShm()* for a multi-variable update. Similarly, the *svarWrite()* and *svarCopyToShm()* routines can be used for updating the global table based on the values in the local table.

There is no error checking inside the *svarRead()*, *svarWrite()*, *svarCopyFromShm()*, and *svarCopyToShm()* routines. These routines assume valid pointers. The removal of error checking allows these routines, which are generally called from time critical code, to execute as fast as possible. The only exception is a time-out error occurring when trying to obtain the lock. If the routines *time-out*, then the global error handling is invoked with a time-out warning, and the lock is reset. Although it is potentially dangerous, the lock is reset in case of a time-out error. This may cause corruption of one data item; however, this is less dangerous than if every task in the subsystem eventually times out because the task holding the lock crashed or went into an infinite loop. The latter would eventually result in the entire system crashing which obviously must be avoided.

At times, it may be desirable to loop through part or all of the state variables. Instead of accessing the variables by their logical names, it is possible to loop through these variables through their indices, which are a unique integers given to each variable. An entire set of routines, of the form *svarYyyyyIx()*, are provided, which are similar in functionality to their *svarYyyyy()* counterparts, except that they use indices instead of the variable pointers.

When a task no longer needs access to the state variable table, it performs an *svarDetach()*, which frees the memory used for the local table. The global table is only freed when the last task to detach from the table performs an *svarDestroy()*.

5.5.2 State Variable Configuration File

The contents of a state variable table is fully user-defined, via a *state variable configuration file* (which we refer to as the *.svar* file; it can have any legal filename and usually has the extension *.svar*). Each subsystem within an application has its own state variable table, in which case each subsystem have its own *.svar* file.

A sample *.svar* file with four variables (Q_REF, Q^_REF, SG_MEZ, and TRAJ_REF) is given below:

```

DEFINE DOF          7
DEFINE PI           3.141592653589793
DEFINE TWOPI        6.283185307179586

NAME  Q_REF
TYPE  double
DESC  reference joint position
UNITS radians
NELEM DOF
INIT  -PI    0.00  TWOPI  0.00  0.00  -PI    0.00
MIN   -PI    -PI   -TWOPI -PI   -TWOPI -PI   -TWOPI
MAX   PI     0.00  TWOPI  0.00  TWOPI  0.00  TWOPI

NAME  Q^_REF
TYPE  double
DESC  reference joint velocity
UNITS radians/seconds
NELEM DOF
INIT  0.00  0.00  0.00  0.00  0.00  PI    0.00
MIN   -PI   -PI   -PI   -PI   -PI   -PI   -PI
MAX   PI    PI    PI    PI    PI    PI    PI

AME   SG_MEZ
TYPE  int
DESC  measured strain guage values
UNITS none
NELEM 8
MIN   -1000 -1000 -1000 -1000 -1000 -1000 -1000 -1000
MAX    1000 1000 1000 1000 1000 1000 1000 1000

NAME  TRAJ_REF
# struct requires size of structure as second arg
TYPE  struct[32]
DESC  measured strain guage values
UNITS none
NELEM 4

EOF

```

The configuration file is read in using the Chimera CFG utility [70]. The first few lines of the table contain *defines*, which allow constants to be defined and be used as arguments anywhere in the file. Lines beginning with a '#' and blank lines are ignored.

Each variable is defined separately through several entries which supply key information. The order of these entries is significant; they must be in the order shown above.

The first line of a variable definition contains the keyword "NAME", followed by the name of the variable. The variable can be a maximum of 15 characters long.

The next line must be the type of the variable, specified using the "TYPE" keyword. Valid types are "byte", "char", "word", "short", "unsigned", "int", "float", "double", and "struct[xx]". These valid types are a subset of the Chimera variable type facility [70]. The size of these variables follow the standard C and Chimera 3.0 conventions (i.e. byte is "unsigned char", word is "unsigned short"). With the exception of the "struct[xx]" type, the size of each type is fixed to the compiler size of that particular type. For the "struct[xx]" type, the argument *xx* specifies the size of the structure. Variables of type "struct[xx]" are considered untyped as far as the state variable table is concerned. It is the application's responsibility to ensure that the data stored in such a variable is properly type-cast.

The next line is the "DESC" line, which is a word description of the variable. This information is available to applications for use in user-interactive programs. Similarly, the "UNITS" line is strictly informative, and specifies the units of the state variable.

Variables may be either a single instance, or a vector (array) of variables. The "NELEM" line specifies the number of elements in the variable. A value of "1" is used for single variables, while a value greater than 1 is used for vectors. The maximum size of variables is limited only by available memory for the table.

The "INIT" line is optional, and can be used to specify initial values for the variable. Entries must all be placed on a single line, separated by spaces and/or tabs. If this line is omitted, then all variables are initialized to 0. If less than NELEM values are given on the line, then all others are set to 0. Variables of type "struct" cannot be initialized using this command. They must be initialized explicitly by the application.

The “MIN” and “MAX” lines are also optional. They can be used to specify a range of valid values for the variable. If the lines are used, then both must be present, and all NELEM elements must be set. If omitted, then variables have no specified range, and any value for that type is legal. Note that the MIN and MAX values are made available to the application; they are not used for range checking when writing to shared memory using either the *svarWrite()* or *svarCopyToShm()* routines. It is the application’s responsibility to ensure that range checks are performed if necessary. Variables of type “struct” cannot have minimum or maximum values.

The last line of the file must contain the word “EOF”, to signify the end of file. This explicit specification of the end-of-file is used as a safety-feature to detect incomplete or corrupted configuration files.

5.6 Inter-subsystem Communication

Large applications may be decomposed into several subsystems. These subsystems must communicate with each other in order to reach the desired goal of the application. This can be done either synchronously or asynchronously:

Synchronous: one subsystem sends a message or data item, then waits for a reply; the other subsystem receives the message, then when finished, sends the reply. The reply could be as simple as an acknowledgment of success or an indication of failure, or it may contain data requested by the originating subsystem.

Asynchronous: neither subsystem ever waits for the other subsystem. Both subsystems operate independently, and whenever they require data from the other subsystem, the data is assumed to be present and up-to-date in a known location.

Synchronous communication can easily be implemented by using messages or interrupts. Aperiodic servers within a configuration then handle the incoming events, and send return messages or interrupts if required.

Asynchronous communication is more desirable, as it isolates the real-time concerns between subsystems, and allows inter-subsystem communication to be performed by more predictable periodic tasks rather than aperiodic tasks with unknown arrival times. However,

when multiple subsystems must communicate with each other asynchronously, there are several real-time concerns to be addressed, including the following:

- Communication should be non-blocking, so that the real-time considerations of each subsystem can be isolated from other subsystems.
- Interfacing modules in each subsystem may not be executing at the same rate; whenever the receiving module requires new information, the most recent and complete data must be obtained.
- The two subsystems may be on different buses; although some shared memory is available, hardware synchronization such as semaphores or the *test-and-set* instruction is not available.

We have designed and implemented the *triple buffer communication mechanism* (abbreviated TBUF) which addresses these issues. It provides non-blocking periodic real-time communication with other subsystems. Like the state variable table mechanism, it relies on state information, where the most recent data is always read by the receiving module.

Between subsystems, we assume that there is a one-to-one communication link and a fixed amount of data to be transferred on each cycle. One task is the *sender*, and writes data into shared memory periodically, while the other task is the *receiver*, and reads from that shared memory periodically. Such communication has sometimes been implemented using a double-buffer technique. While the sender is writing the data into one buffer, the receiver can read the data from the other buffer. When both are finished, they swap buffer pointers, and can continue with the next buffer. This method insures that the sender and receiver are never accessing the same data at the same time. There are major problems with this scheme, however. It requires that both tasks operate at the same frequency and be properly synchronized. Alternately, the tasks may be at different frequencies, but if those frequencies are not multiples of each other, then one task ends up constantly blocking while the other task tries to finish using the buffer. Another problem exists if there is a skew between the clocks on the RTPUs on which the two tasks are executing, which can also cause undesirable blocking between the tasks.

A solution to this problem is to use three buffers instead of two. At any given time, there is always one buffer not in use. When one of the two tasks finishes with its buffer, it can immediately use the free buffer. This allows both tasks to execute independently and not block. Flowcharts of the algorithms used for the sender and receiver are shown in Figure 5.3. The receiver always reads the most recent data, and neither the receiver nor sender ever block because a buffer is not ready.

A time-stamp is attached to each data item, which keeps track of when the data was generated. The time-stamp may be either the physical time when the data was generated, or a counter that is incremented once for each data item generated. In the Chimera implementation, both are provided. The physical time is useful if a task must differentiate or integrate the data over time. The counter makes it easier to check how many data packets were lost if the receiver is slower than the sender. If the time-stamp of the current data read by the receiver is the same as the time-stamp of the previous data read, then the receiver is executing faster than the sender, and hence it must reuse the old data.




Figure 5.3: Flowchart of the sender and receiver for triple-buffered communication

Since there is usually no *test-and-set* or equivalent hardware synchronization available between the subsystems, the TBUF mechanism uses the same software mutual exclusion algorithm [60] as used in *xmLockFix()* (cf. Section 5.3) to ensure the integrity of all buffers in the case where both the sender and receiver are trying to switch buffers simultaneously. The algorithm uses polling if the lock is not obtained on the first try. However, since the lock is only kept for as long as it takes to switch the buffer pointer (less than 5 μ sec on an MC68030), setting a polling time equal to 5 μ sec on an MC68030 ensures that the task never has to retry more than once, and its maximum waiting time for the lock is less than twice the polling time. For real-time analysis, this time can be considered execution time, and not blocking time, since the task never swaps out if the lock cannot be obtained immediately. In the Chimera implementation, the synchronization is completely transparent to the user.

In a multi-subsystem application, there is no requirement that all subsystems use the same byte-ordering. When these subsystems must communicate with each other, byte-swapping must be performed. The TBUF mechanism automatically handles byte-swapping of the synchronization flags internally. When the buffers are first created, an internal code is written into the header of the buffer. When a task on the other subsystem attaches to the buffer, it reads that internal code. Based on what is read, the software automatically detects the type of byte-ordering of the remote system, and adjusts the synchronization and buffering automatically. Therefore, the code works on Big Endian, Little Endian, and Mixed Endian¹ ordering. Note that the internal TBUF byte-swapping is only for the maintenance and synchronization of the buffers; it is the responsibility of the programmer, however, to ensure that any necessary byte-swapping be performed on the application-dependent data.

5.6.1 Chimera Implementation of TBUF

The TBUF communication is designed for one-to-one communication, and hence one task will create and initialize the buffers using *tbufCreate()*, and the other task will attach to it using *tbufAttach()*. Generally the name of a shared memory segment that can be used by both tasks is specified. However, if one of the tasks is not executing on an RTPU, but rather

¹ Either Big Endian or Little Endian, with some hardware byte swapping.

is executing on an intelligent device, special purpose processor, or external subsystem (i.e. not in the same VMEbus, but an adaptor is used to provide a small amount of shared memory between the subsystems), then a pointer to a physical memory location can be specified instead of the logical name.

The TBUF mechanism only provides one-way communication. Two way communication is possible by creating two separate buffers, one of which the task is a producer, and the other it is a consumer.

Both *tbufCreate()* and *tbufAttach()* return a pointer to the *TBUF* object. This pointer must be used in subsequent calls to TBUF routines. The producer can place a block of data into the buffer using *tbufWrite()*. A time-stamp and counter-stamp are automatically placed on the data. The time-stamp is set to the current value of the operating system's clock. The counter-stamp begins at zero, and is incremented by one for each call to *tbufWrite()*. The consumer can retrieve the most recent data from a buffer by using the *tbufRead()*. When communication is terminated, the task that performed the *tbufAttach()* must perform a *tbufDetach()*. After that, the task that performed *tbufCreate()* must perform a *tbufDestroy()* to free up any allocated resources.

5.7 Summary

In this chapter, we described the various interprocessor communication services that have been incorporated into a real-time operating system in order to support the development of reconfigurable software. The basic communication primitives presented include dynamically allocatable global shared memory, remote semaphores, prioritized message passing. The more advanced concepts presented include the express mail mechanism which provides the support for the basic IPC, the global state variable table mechanism which allows for the integration of port-based objects, and the triple-buffer mechanism for asynchronous communication to external subsystems.

Chapter 6

Real-time Scheduling for Reconfigurable Systems

6.1 Introduction

The main criteria for evaluating real-time software for control applications are predictability, performance, and flexibility. Predictability is required to ensure that the system always operates within its specifications, and to prevent catastrophic damage or personal injury. Better performance allows real-time systems to execute with limited hardware resources, and thus keeps the hardware costs lower. Flexibility is required to support dynamically reconfigurable systems, which can significantly reduce the development time of new systems and maintenance cost of existing systems.

As the functionality of real-time systems increases, programmers tend towards concurrent programming techniques to keep the complexity of the software manageable. Possibly the most influential factor which can affect the real-time performance, predictability, and flexibility of a concurrent program is the scheduler.

In this chapter, we consider the real-time scheduling and analysis of a reconfigurable task set created through software assembly. The remainder of this chapter is organized as follows: In Section 6.2 we discuss the real-time scheduling of a task set and present the MUF algorithm, assuming that tasks are hard real-time, periodic, and independent. In Section 6.4 we consider more general task sets, where not all the tasks are hard real-time. We present a novel deadline timing failure detection and handling mechanism, and describe a method of providing guarantees for soft real-time tasks. In Section 6.5 we relax the constraint that all tasks are periodic, and present an extension to previous work on aperiodic servers which is compatible with the MUF algorithm. In Section 6.6 we relax the constraint of tasks being independent, and discuss a real-time communication mechanism that is compatible with the notion of dynamically reconfigurable systems. Finally in Section 6.8 we summarize our work which has introduced several new notions, including the maximum-urgency-first

scheduling algorithm, timing failure detection and handling, guaranteed execution of soft real-time tasks, improved aperiodic servers which can be scheduled without any modifications to an operating system kernel, and the global state variable table mechanism which minimizes intertask dependencies to avoid problems with priority inversion.

6.2 Local Real-Time Scheduling

In a reconfigurable subsystem, a configuration can span one or more RTPUs. Each RTPU has its own real-time kernel and scheduling. Since tasks are statically bound to an RTPU, we consider the scheduling on each RTPU separately. The tasks which execute on that RTPU are a subset of the tasks in the configuration. In this section, it is assumed that each task is periodic, hard real-time, and does not block waiting for a resource. In the subsequent sections, each of these constraints are relaxed.

One important aspect of the reconfigurable software framework is that it is independent of the local real-time scheduling algorithm used. In this section, we first discuss the rate-monotonic algorithm followed by the earliest-deadline-first algorithm. We then present the maximum-urgency-first algorithm which we have developed, which combines static and dynamic priority scheduling. It provides the flexibility of a dynamic scheduler such as EDF, while providing the guarantees that critical tasks always meet their deadlines as does RM.

6.2.1 Rate Monotonic Algorithm

Liu and Layland presented the rate monotonic (RM) algorithm as an optimal fixed priority scheduling algorithm [36]. It assigns the highest priority to the highest frequency tasks in the system and lowest priority to the lowest frequency tasks. At any time, the scheduler chooses to execute the ready task with the highest priority. By specifying the period and computational time required by the task, the behavior of the system can be categorized *a priori*.

One problem with the rate monotonic algorithm is that the schedulable bound is less than 100%. The *schedulable bound* of a task set is defined as the maximum *CPU utilization* for which the set of tasks can be guaranteed to meet their deadlines. The CPU utilization of task

τ_i is computed as the ratio of worst-case computing time C_i to the period T_i . The total utilization U_n for n tasks is calculated as follows:

$$U_n = \sum_{i=1}^n \frac{C_i}{T_i} \quad (8)$$

For the RM algorithm, the worst-case schedulable bound W_n for n tasks is (from [36])

$$W_n = n(2^{1/n} - 1) \quad (9)$$

All tasks are guaranteed to meet their deadlines if $U_n \leq W_n$. From (9), $W_1 = 100\%$, $W_2 = 83\%$, $W_3 = 78\%$, and in the limit, $W_\infty = 69\%$ ($\ln 2$). Thus a set of tasks whose total worst-case CPU utilization is less than 69% will always meet all deadlines. If $U_n > W_n$, then there is a subset of highest-priority tasks S such that $U_s \leq W_s$, $s \leq n$, which are guaranteed to meet all deadlines. These form the *critical set*. The worst case values W_n are pessimistic, and it has been shown that for the average case $W_\infty = 88\%$ [33].

The RM algorithm can be used to schedule a task set within a reconfigurable subsystem. However, since the schedulable bound for the critical set is as low as 69%, a scheduler might not make as efficient use of limited CPU resources for a particular task set as can dynamic priority scheduling algorithms, which can have a schedulable bound of 100%.

Next we look at the use of dynamic priority assignments for scheduling reconfigurable real-time systems.

6.2.2 Earliest-Deadline-First Scheduling Algorithm

The *earliest-deadline-first* (EDF) algorithm interprets the deadline of a task as its priority [36]. The task with the earliest deadline has the highest priority, while the task with the latest deadline has the lowest priority. One advantage of this algorithm over the RM algorithm is that the schedulable bound is 100% for all task sets.

The major problem with the EDF algorithm is that there is no way to guarantee which tasks will fail in a *transient overload*. In the RM algorithm, low priority tasks are always the first to fail. However, no such priority assignment exists with EDF. As a result, it is possible that a critical task will fail at the expense of a lesser important task.

For dynamically reconfigurable systems, it is desirable to have the dynamic priority assignment with a constant 100% schedulable bound for the critical set, while ensuring that critical tasks do not miss deadlines during a transient overload of the system. In the next section, we present a new scheduling algorithm which satisfies these requirements.

6.2.3 Maximum-Urgency-First Algorithm (MUF)

The *maximum-urgency-first* scheduling algorithm which we have developed [71] is a combination of fixed and dynamic priority scheduling, also called *mixed priority* scheduling. In this algorithm, each task is given an *urgency*. The urgency of a task is defined as a combination of two fixed priorities and a dynamic priority. One of the fixed priorities, called the *criticality*, has higher precedence over the dynamic priority. The other fixed priority, called *user priority*, has lower precedence than the dynamic priority. The dynamic priority is based on the deadline of the task, where the earliest deadline has the highest dynamic priority.

The MUF algorithm consists of two parts. The first part is the assignment of the criticality and user priority, which is done *a priori*. The second part involves the actions of the *MUF scheduler* during run-time.

The steps in assigning the criticality and user priority are the following:

1. As with RM, order the tasks from shortest period to longest period.
2. Define the critical set as the first N tasks such that the total worst-case CPU utilization does not exceed 100%. These will be the tasks that do not fail, even during a transient overload of the system. If a critical task does not fall within the critical set, then *period transformation* [57] can be used.
3. Assign a criticality of 5 to all tasks in the critical set, and a criticality of 3 to all other tasks. (Other criticality values are used for scheduling aperiodic servers, and are described in Section 6.5.)
4. Optionally assign a unique user priority to every task in the system, based on the data-flow within the task set.

The static priorities are defined once, and do not change during execution. The dynamic priority of each task is assigned at run-time, inversely proportional to the deadline of the task. Before its cycle, each task must specify its deadline time.

Whenever a task is added to the ready queue, a reschedule operation is performed. The MUF scheduler is used to determine which task is to be selected for execution, using the following algorithm:

1. Select the task with the highest criticality.
2. If two or more tasks share highest criticality, then select the task with the highest dynamic priority (i.e. earliest deadline). Only tasks with pending deadlines have a non-zero dynamic priority. Tasks with no deadlines have a dynamic priority of zero.
3. If two or more tasks share highest criticality, and have equal dynamic priority, then the task among them with the highest user priority is selected.
4. If there are still two or more tasks that share highest criticalness, dynamic priority, and highest user priority, then they are serviced *first-come-first-serve*.

The optional assignment of unique user priorities for each task ensures that the scheduler never reaches step 4, thus providing a deterministic scheduling algorithm. We have used the user priorities to reduce errors in a control system by assigning them based on the data flow, described in Section 6.2.4.

To demonstrate the advantage of MUF over RM and EDF, consider the task set shown in Figure 6.1. We assume that the deadline of each task is the beginning of the next cycle. Four tasks are defined, with a total worst-case utilization of over 100%; thus, in the worst-case, missed deadlines are inevitable. Figure 6.1(a) shows the schedule produced by a static priority scheduler when priorities are assigned using the RM algorithm. In this case, only τ_1 and τ_2 are in the critical set, and are guaranteed not to miss deadlines. As expected, both τ_3 and τ_4 miss their deadlines. When using the EDF algorithm, as in Figure 6.1(b), tasks τ_1

and τ_2 fail. However, any task may have failed, since with EDF there is no way to predict the failure of tasks during a transient overload of the system.


With the MUF algorithm, all tasks in the critical set are guaranteed not to miss deadlines. In our example, the combined worst-case utilization of τ_1 , τ_2 , and τ_3 is less than 100%, and thus they form the critical set. Only task τ_4 can miss deadlines, because it is not in the critical set. Figure 6.1(c) shows the schedule produced by the MUF scheduler. Note the improvement over RM, because of a higher schedulable bound for the critical set, task τ_3 is also in the critical set and thus does not miss any deadlines. Also, unlike EDF, we are able to ensure that the only task that can fail is τ_4 . Since the critical set obtained when using RM algorithm is always a subset of the critical set obtained when using MUF, it is guaranteed that MUF performs at least as well as RM in all cases. Note that the example shown in Figure 6.1 is a pathological case, and the resulting improvement of MUF over RM depends on the task set. In any case, MUF is guaranteed to perform always as well as RM.

Another major advantage of the MUF scheduler is that it is a superset of the RM and EDF algorithms. The MUF scheduler can also be used to schedule task sets using either the RM or EDF algorithm. For example, to schedule tasks using RM, assign criticalities to tasks in the same way as priorities are assigned using RM. Every task thus has a different criticality, and MUF behaves as a static highest priority scheduler. Deadline and execution times can still be specified to the MUF scheduler, even though they will not be used in the selection of which task to execute. This allows the MUF scheduler to still detect timing failures (described in Section 6.3), even though the RM priority assignment is used. Most fixed priority schedulers do not have such capabilities. If all tasks are given the same criticality, then the MUF scheduler behaves as an EDF scheduler. Thus an operating system which schedules using the MUF algorithm can by default also schedule both RM and EDF. This capability is useful in reconfigurable systems, as some task sets may be better suited to use the MUF algorithm, while other task sets can make use of the simpler RM or EDF algorithms.


The MUF algorithm can be implemented efficiently by encoding the dynamic and static priorities into a single *urgency* value, hence the name of the algorithm. Figure 2 shows an n -bit urgency value, which was encoded using c bits for criticality, d bits for the dynamic

Task	Priority(RM)	Criticality(MUF)	Period	CPU time	Utilization	Legend
τ_1	High	5	6	2	33%	
τ_2	Med High	5	10	4	40%	
τ_3	Med Low	5	12	3	25%	
τ_4	Low	3	15	4	27%	


CPU time requested by each task (deadline is beginning of following cycle):



(a) Schedule generated when using *Rate Monotonic* algorithm:



(b) Schedule generated when using *Earliest-Deadline-First* algorithm:



(c) Schedule generated when using *Maximum-Urgency-First* algorithm:




Figure 6.1: Example comparing RM, EDF, and MUF algorithms

priority, and u bits for the user priority. With such an encoding, the range of criticalities, dynamic priorities, and user priorities are 0 to 2^c-1 , 0 to 2^d-1 , and 0 to 2^u-1 respectively. The MUF scheduler need only calculate a single dynamic priority for each task, then select the task with the maximum urgency. This encoding scheme can be used to implement the MUF algorithm as long as c and u are greater than or equal to $\log_2(n)$, where n is the maximum number of tasks in the system. In order to get a dynamic priority in the range of 0 and 2^d-1 , the dynamic priority is always calculated as the deadline time relative to the current time. Therefore the scheduler can detect a difference in deadlines for up to 2^d-1 clock ticks. If a task has a deadline more than 2^d-1 clock ticks away, then the deadline is considered to be infinity. In our implementation $d=20$, and a clock tick is 1 msec, and therefore infinity is approximately 17 minutes. Changing either d or the clock tick can adjust the value of infinity. However, for sensor-based systems where most tasks have periods under a few seconds, 17 minutes is more than adequate. Encoding the priorities into a single urgency value allows the scheduler to be implemented with only a small amount of overhead over a static highest-priority first scheduler.

We have implemented the MUF scheduler as the default scheduler in Chimera real-time operating system [71], allowing applications to use any of the RM, EDF, or MUF algorithms without the need to change any part of the real-time kernel. On a 25 MHz MC68030 processor, our implementation of a reschedule operation takes 20 microseconds when using static priorities only, and only 28 microseconds when using mixed or dynamic priority scheduling. A reschedule operation includes checking for tasks to wake up and timing failure detection, but excludes context switch time [67].

6.2.4 Considering Data Flow in Scheduling Priority Assignment

Most common real-time scheduling algorithms, such as RM and EDF, only consider a task's period, execution time, and deadline time for making efficient use of limited CPU




Figure 6.2: Encoded n -bit Urgency Value

resources and ensuring that critical tasks meet their deadlines. In a control subsystem, however, if tasks do not execute in an order based on their data flow, a task may perform its calculations based on old data, which has a similar effect to missing a deadline. Take for example the case shown in Figure 6.3. There are two tasks: task τ_a reads data from the sensor and places it on output x . Task τ_b takes input x and produces output $y=x$. If we assume that the input from the sensor into task τ_a is $K\sin(\alpha t)$, then in the ideal continuous case where both τ_a and τ_b execute at infinite period with zero execution time, $y=K\sin(\alpha t)$.

If we assume that $T_a=T_b=50$ msec, and $C_a=C_b=5$ msec, then both these tasks are considered equal as far as the RM and EDF algorithms are concerned, and the order of execution of these tasks is non-deterministic. Figure 6.4 compares the output y to the input $K\sin(\alpha t)$ with $\alpha=10$ and $K=50$. In case (a), τ_a has higher priority, while in case (b) τ_b has higher priority. We define the error $\epsilon(t)$ is defined as the absolute difference between the actual output and ideal output. Therefore, for our example, $\epsilon(t)=|y-K\sin(\alpha t)|$. It can be seen from Figure 6.4 that the error $\epsilon(t)$ is greater when the priority of τ_b is greater than that of τ_a .

One solution to this problem is to skew the tasks, such that the start time of τ_b is later than that of τ_a . Such skewing, however, only works if the task's frequencies are harmonic. In most reconfigurable subsystems, however, that is not the case, as the frequencies of many tasks are a function of the hardware with which they communicate. Figure 6.5 shows the error $\epsilon(t)$ as a function of T_b , where $T_a=50$ msec and $10 \text{ msec} \leq T_b \leq 200$ msec. The curve $\epsilon_a(t)$ represents the case where the priority of τ_a is greater, while the curve $\epsilon_b(t)$ represents the case where the priority of τ_b is greater. Although the most significant difference in error occurs when the tasks' frequencies are harmonic, the data flow affects the error in all cases.




Figure 6.3: Example of a simple two-task configuration.

It is therefore desirable to use an alternate solution to skewing such that is applicable in all cases.

An alternate solution is to give τ_a a higher priority than τ_b , based on the fact that the data flow goes from τ_a to τ_b . With the MUF scheduler, the user priority of each task can be used to set such precedence constraints. The user priority has lower precedence than the criticality and the dynamic priority, thus giving it lower precedence than the real-time constraints of meeting deadlines. However, if two tasks have equal criticality and equal dynamic priority, the user priority is then used to help the scheduler pick the task based on the data flow




Figure 6.4: The effect of not considering data-flow in real-time scheduling.

within the configuration. When a task set is harmonic, there is then no need to skew the start times of all the tasks. For non-harmonic task sets, the user-priority assignment offers the potential of improving performance by reducing errors in situations where two tasks with the same criticality have the same deadline. As can be inferred from Figure 6.5, the amount of improvement is dependent on the relative frequencies of tasks in a given task set.

One observation that can be made from the graph in Figure 6.5 is that the best-case average error for a task executing with a period T is approximately equal to the worst-case average error for that same task executing with a period of $T/2$. This implies that the error due to not considering the precedence constraints can be eliminated by doubling the frequencies of the task, and hence doubling the CPU requirements. The reverse also holds, in that there exists the possibility of up to 50% savings in CPU utilization by considering the data flow.

The results provided in this section are not meant to be conclusive. Rather, they indicate the potential for improvement for reducing overall error in the system by considering the data flow between port-based objects, thereby providing a path for further research.

6.3 Timing Failure Detection and Handling

In the previous sections, we concentrated on tasks that always meet their deadlines. In this section, we change our focus to tasks which are not guaranteed to execute, and hence may not satisfy their timing constraints. These tasks are generally soft real-time, in that they can




Figure 6.5: Average error due to data-flow as a function of the tasks' periods.

tolerate the occasional missed deadline, as long as appropriate action is taken when that deadline is missed. In this section, the design and analysis of the timing failure detection and handling are described.

When a timing failure is detected, a user-defined failure handler is called on behalf of the failing task. This is accomplished by designing the failure handlers as reentrant code which can be called at any time [73] [71]. In addition, the real-time kernel modifies the stack pointer of the failing task, and inserts a *jump to failure handler* instruction, which will be the next instruction to execute. This ensures that the failure handler is called within the context of the failing task, and not within the context of the kernel.

There are three types of timing failures which the Chimera kernel can detect:

1. *A task did not completed its cycle when the deadline time was reached.* This is the standard notion of a missed deadline.
2. *A task was given as much CPU time as was requested in the worst-case, yet it still did not meet its deadline.* This type of failure can detect bad worst-case estimates of execution time, and can be used to limit the amount of CPU time given to soft real-time tasks and aperiodic servers, as described in Section 6.4 and Section 6.5 respectively.
3. *The task will not meet its deadline because the minimum CPU time requested cannot be granted.* In order to detect this type of failure, the minimum amount of CPU time required by a task is specified. This failure detection allows the scheduler to make the most of its CPU time by not starting execution of a task if that task has no possibility to finish before its deadline, thus providing the early detection of missed deadlines. Instead, the CPU time can be reclaimed for ensuring that other tasks do not miss deadlines, or to call alternate, shorter threads of execution.

Failure handlers are defined by the user, allowing any kind of recovery operations to be performed. Possible actions include aborting the task and preparing it to restart the next period,

continuing the task and forcing it to skip its next period, sending a message to some other part of the system to handle the failure, performing emergency handling such as a graceful shutdown of the system or sounding an alarm, maintaining statistics on failure frequency to aid in tuning the system, or, in the case of iterative algorithms, returning the current approximate value regardless of precision.

When a timing failure is detected and the failure handler is called, the priority of the task can also be modified to a predefined *handler priority*. This feature allows the priority of the failure handling to be independent of the priority of the failing task. Thus critical failure handling can be called immediately, while failure handlers for soft real-time tasks do not use up execution time of other more critical tasks.

Since a failure handler can be called at any time, it is possible that it may be called while the failing task holds a critical resource. In such cases, the execution of a failure handler can be delayed until the critical section of the task is complete. This is accomplished by locking out the failure handler during critical sections. In such a case, the task continues to execute at the same priority to the end of the critical section, unless the failure handler is defined to have a higher handler priority, in which case the task immediately inherits the higher priority. This method is used to ensure that the task holding the lock for the critical section does not assume a lower priority, which could severely impact other real-time tasks which are also waiting for the lock.

Tasks in a critical set should never miss deadlines, nor should they ever suffer from the other two types of failures. However, due to the unpredictability of the hardware on which real-time systems are designed, and the possibility of incorrectly estimating the timing characteristics of a task, it is recommended that all tasks in the system have a failure handler. The function of the failure handlers for critical set tasks should be the emergency action to be taken to ensure the integrity of the system and prevent catastrophic damage to the system or environment, in the unforeseen case that the task does suffer from a timing failure.

One argument passed to the failure handler is the type of failure, which allows each task to have separate handling for each type of failure. By taking advantage of this timing failure

detection and handling feature built-in to Chimera, we can easily implement soft real-time tasks and aperiodic servers without any modification to the real-time scheduler. Details are given in the next few sections.

6.4 Soft Real-Time Tasks

Most work in real-time scheduling concentrates on ensuring that real-time tasks always meet their deadlines. To obtain those guarantees, a task's worst-case execution time is always used, which often is very pessimistic. Tasks which are not hard real-time have no guarantees. In this section we show that soft real-time tasks can be scheduled in conjunction with hard real-time tasks, and, at the cost of missing an occasional deadline, the utilization of a processor can be significantly improved.

In order to demonstrate the scheduling of soft-real-time tasks, we define the *task execution profile*, $\Psi_a(t)$, which is the probability that task τ_a finishes execution within time t . In Section 6.7 we show how a real-time operating system can automatically generate such a profile. Note that $\Psi_a(t)$ is a non-decreasing function. The worst-case execution time C_a of task τ_a is defined as the smallest value of t such that $\Psi_a(t)=1.0$. As an example, consider the task τ_a with $T_a=12$ and $C_a=10$, and has an execution profile $\Psi_a(t)$ as shown in Figure 6.6.

We define the *hardness* H_a of a task τ_a as the fraction of cycles which must successfully be completed on time in order to not have significant effect on the performance of the system.




Figure 6.6: Sample execution profile of a soft real-time task.

We can also define the *softness* S_a of task τ_a as $S_a=1-H_a$, which is the fraction of cycles that may miss deadlines without significantly affecting the desired system performance. A hard real-time task cannot miss any cycles, and hence $S_a=0$ and $H_a=1$.

Observing the execution profile, we see that although the worst case execution time is 10 time units, 90% of the time the task completes within 6 time units. When using worst-case analysis, the utilization of this task is $U_a=C_a/T_a$, which in this case is 83%. Generally, to obtain any kind of execution guarantees for this task, this worst case utilization is used in the analysis and determination of a critical set; thus, there is very little remaining CPU time to guarantee execution of other tasks. We now show that if the task is allowed to miss the occasional deadline, the required utilization for the task can be decreased significantly.

Assume that a task τ_a has $S_a=0.1$, which means it can miss, on average, 10% of its cycles without affecting performance in the system. It follows that $H_a=1-0.1=0.9$. We now define the *effective CPU execution time* E_a required for task τ_a as the smallest value of t such that $\Psi_a(t)=H_a$. For hard real-time tasks, $E_a=C_a$.

Having defined E_a , we now want to provide the following guarantee for soft real-time tasks: *a soft real-time task is guaranteed to not miss its deadline if, on that cycle, the CPU time used is less than or equal to E_a* . Furthermore, if the task requires more than time than E_a to execute, it will not cause any other task in the critical set to miss deadlines.

To provide that guarantee, the analysis of the task set is done using the effective CPU execution time of the task, rather than the worst-case execution time. Therefore $U_a=E_a/T_a$. From Figure 6.6, $E_a=6$, and therefore $U_a=50\%$. This is a significant improvement over $U_a=83\%$ when considering the worst-case execution time. The cost of the improvement is that the task may miss a deadline if the execution of a cycle is greater than E_a .

We now provide an additional guarantee, which is the maximum number of missed cycles per cycle executed:

If $C_a \leq nE_a$, then the task is guaranteed to execute at least one of every n cycles.

To ensure that this guarantee is met, a combination of the MUF scheduler with deadline failure detection can be used. Soft real-time tasks with guarantees are implemented by ap-

appropriately setting the maximum execution time of a task to E_a , so that the timing failure handler is called if that effective execution time is used up. In that case, the criticality of the task is temporarily lowered, allowing the task to continue executing and making use of left-over CPU time from other tasks, but relinquishing the CPU to other critical tasks that have not yet used up their reserved time. If that task's deadline time arrives, the timing failure handler is again called, but this time the task's criticality is restored to its original value; thus, the task makes use of its reserved execution time from the next cycle to complete this cycle.

6.4.1 Implementation

Listing 2 shows the C-language framework for a guaranteed soft real-time task in Chimera. The *pause(restart,minC,maxC,deadline)* causes the task to block, and wakeup when time *restart* has arrived. The routine *set_deadline(start,minC,maxC,deadline)* is similar to *pause*, except that it sets the minimum and maximum execution times and the deadline relative to the value *start*, without pausing execution of the task. The call *set_dfhandler(handler,crit)* installs the specified timing failure handler with a default criticality of *crit*.

In this example, the task executes normally as a periodic task in critical set. Should its effective execution time be exhausted, the timing failure handler *softhandler* is called with *type=MAXEXEC*. When this occurs, the criticality of the task is temporarily lowered to 3, which is the criticality of real-time tasks that are not in the critical set. Alternately, the criticality can be lowered to 4, giving it still higher priority than other non-critical periodic tasks. Should the deadline time of that task arrive and execution still has not completed, then the failure handler will be called again, but this time with *type=DEADLINE*. In this case, the criticality of the task is set back to 5, and it continues to use up cycles allocated to that task from the next cycle. It also resets its deadline time to the end of this cycle, and flags the cycle as a missed cycle.

The use of guaranteed soft real-time tasks in an application can significantly increase the schedulable bound of a task set by allowing selective tasks to miss occasional deadlines, but only when those tasks use an execution time which exceeds the effective CPU execution time of that task.

6.5 Aperiodic Servers

Until now, we have assumed that tasks are periodic, executing at a known frequency. Many real-time systems, however, also have aperiodic events, corresponding to receiving an interrupt, semaphore signal or message. In most implementations, interrupts that must be handled by the aperiodic server can be translated into a semaphore signal, so as to minimize the amount of execution time used up by the interrupt handler, for which the real-time scheduler has no control. Thus we assume that aperiodic events are either from a semaphore signal or message.

```
float Ea = 0.05;                /* in seconds */
float Ta = 0.1;
float nextstart;
int missed=0; /* a count of how many cycles are missed */

softhandler(int type)
{
    switch (type){
        case DEADLINE:          /* type 1 failure; missed deadline */
            set_criticality(5);  /* restore original criticality */
            nextstart += Tm;     /* reset deadline to end of next cycle*/
            set_deadline(nextstart,0,Ea,Ta);
            missed++;           /* missed deadline detected */
            return;
        }
        case MAXEXEC:           /* type 2 failure; effective CPU time used up */
            set_criticality(3); /* temporarily lower criticality */
            return;
        }
        case MINEXEC:          /* type 3 failure */
            /* nothing: this should never happen since we set minexec==0 */
        }
    }
soft_main()
{
    /* initialization stuff goes here */
    set_dfhandler(dshandler,5);
    nextstart = clock();
    while (1) {                /* begin periodic loop */
        nextstart += Ta;
        set_criticality(5); /* reset original criticality */
        pause(nextstart,0,Ea,Ta);
        execute one cycle of task here;
    }
}
```

Listing 2: Framework for a soft real-time task in Chimera.

6.5.1 Aperiodic Servers for the RM Algorithm

Several types of aperiodic servers have been developed for use with the RM algorithm, as was described in Section 2.6. The most interesting of these are the deferrable and sporadic servers. We first look at the analysis of these in more detail, then we adapt these algorithms for use with the MUF algorithm. Because of the better CPU utilization when using the MUF algorithm, the MUF versions of these aperiodic servers result in an improved server size and better schedulable utilization of a task set, which leads to improved response time to aperiodic events. We also present a novel implementation of these servers by using the timing failure detection and handling mechanism, which eliminates the need to modify the real-time kernel or scheduler to support such aperiodic tasks.

6.5.1.1 RM Deferrable Server

The RM deferrable server (RDS) [34] is defined as a high-priority periodic task with a period T_{rds} , also called the task's replenishment time, and a maximum execution time C_{rds} , also called the server's capacity. The deferrable server's size, $U_{rds}=T_{rds}/C_{rds}$, is the maximum CPU utilization that can be used up by the server when servicing aperiodic events.

In order to guarantee that no critical periodic tasks miss their deadlines, it has been shown that the following relation between U_p and U_{rds} must hold, as a function of the number of tasks in the system m (which includes the aperiodic task) [34]:

$$U_p(m) = (m-1) \left[\left(\frac{U_{rds} + 2}{2U_{rds} + 1} \right)^{1/(m-1)} - 1 \right] \quad (10)$$

where $U_p(m)$ is the highest CPU utilization for m tasks in the critical set (including the aperiodic server). This means the rate monotonic algorithm can always schedule those tasks, even in the presence of aperiodic events. In the limit, as $m \rightarrow \infty$,

$$U_p = \lim_{m \rightarrow \infty} U_p(m) = \ln \frac{U_{rds} + 2}{2U_{rds} + 1} \quad (11)$$

Rewriting U_{rds} as a function of U_p gives:

$$U_{rds} = \frac{2e^{-U_p} - 1}{2 - e^{-U_p}} \quad (12)$$

The worst-case schedulable bound for a task set with an RM deferrable server is thus $W_{rds} = U_p + U_{rds}$.

These results are used later to compare the various aperiodic servers discussed in this section.

6.5.1.2 RM Sporadic Server

The RM sporadic server (RSS) gives an improvement in server size and schedulable utilization [64]. Sometimes it also gives an improvement in aperiodic response time as compared to RDS, but not necessarily. In this paper we only consider the analysis for a high-priority RSS. For the RSS, U_p defined as a function of m and U_{rss} is given as,

$$U_p(m) = (m-1) \left[\left(\frac{2}{U_{rds} + 1} \right)^{1/(m-1)} - 1 \right] \quad (13)$$

In the limit, as $m \rightarrow \infty$,

$$U_p = \ln \left(\frac{2}{U_{rds} + 1} \right) \quad (14)$$

The RSS server size U_{rss} is thus defined as,

$$U_{rss} = 2e^{-U_p} - 1 \quad (15)$$

The worst-case schedulable bound of a task set with an RM sporadic server is thus $W_{rss} = U_p + U_{rss}$.

6.5.2 MUF Aperiodic Servers

In this section, we present an aperiodic server which is based on the deferrable server. When used in conjunction with the MUF algorithm, the server can be used to minimize aperiodic response time, guarantee that critical periodic task still meet all deadlines, and provide a better aperiodic server utilization than any of the servers used with RM. Furthermore, the MUF scheduler, in conjunction with the timing deadline and failure handler mechanism previously described, can be used to schedule aperiodic servers in the same way as periodic tasks, without any modifications to the scheduler or real-time kernel.

To support aperiodic servers with the MUF algorithm, more than two levels of criticality are required. When first presenting the MUF algorithm in Section 6.2.3, only two criticality

levels were used: *high* and *low*. Assume a range of criticalities from 1 through 6, such that 1 is the lowest and 6 is the highest criticality. Periodic tasks in the critical set have a criticality of 5, periodic tasks not in the critical set have a criticality of 3, and non-real-time tasks have a criticality of 1. The criticality levels 2, 4, and 6 are used by aperiodic servers.

6.5.2.1 MUF Deferrable Server

The MUF deferrable server (MDS) is a version of the RDS that has been adapted for use with the MUF algorithm. Like RDS, it is defined as a periodic task whose execution can be deferred if there are no aperiodic requests pending.

An MDS executes with the highest criticality of 6. Its period $T_{m_{ds}}$ is equal to that of the highest frequency periodic task that may execute. Its capacity $C_{m_{ds}}$ is equal to $U_{m_{ds}}/T_{m_{ds}}$, where $U_{m_{ds}}$ is the MDS server size. Being treated as a periodic task, the maximum execution time and deadline of the task can be set, such that the timing failure handler described in Section 6.3 is invoked if either of those are surpassed. Therefore, the maximum execution time is set to $C_{m_{ds}}$, and the deadline to $T_{m_{ds}}$ (relative to the task's scheduled start time).

If a *maximum-execution used timing failure* is detected (timing failure of type 2), then the server has used up its capacity $C_{m_{ds}}$, and must let the critical real-time tasks execute so that they do not miss their deadline. In this case, the timing failure handler lowers the criticality of the task to 4, giving it a lower priority than any periodic task in the critical set, but still greater than tasks that are not in the critical set. The server continues to execute only if there is leftover CPU time after the critical set tasks have executed, or if its replenishment time arrives.

The replenishment time of the server is its deadline. When the task's deadline time is detected (failure of type 2), then the failure handler is again called, the server's capacity can be replenished, and the criticality of the server is raised back to 6. The maximum execution time is reset to $C_{m_{ds}}$, while the new deadline is the start of the next period.

Listing 3 shows the code for easily implementing the MDS in Chimera. It is similar to the implementation of a soft real-time task. The routine *mdshandler()* is the timing failure han-

handler which is called when either the server's capacity has expired, or the server's replenishment time has arrived.

By making use of the extra criticality levels and the timing failure handler, the MDS can be implemented without any modifications to the real-time kernel or MUF scheduler. Even changing of the task's criticality after its capacity has been exhausted is handled internally by the task, and does not require any special changes in the scheduler. This is a major improvement over the aperiodic servers with the RM algorithm, where the servers must be treated as special cases, and hence require that the static-priority scheduler of the kernel acquire additional RM-specific complexity.

```
float Cmds = 0.05;           /* in seconds */
float Tmds = 0.1;
float nextstart;

dshandler(int type)
{
    switch (type){
        case DEADLINE:       /* type 1 failure; replenish server */
            set_criticality(6);
            nextstart += Tmds;
            set_deadline(nextstart,0,Cmds,Tmds);
            return;
        }
        case MAXEXEC:        /* type 2 failure; capacity used up */
            set_criticality(4);
            return;
        }
        case MINEXEC:        /* type 3 failure */
            /* nothing: this should never happen since we set minexec==0 */
    }
}

task_name()
{
    /* initialization stuff goes here */
    set_dfhandler(dshandler,6);
    nextstart = clock();
    set_deadline(nextstart,0,Cmds,Tmds);
    while (1) {              /* begin periodic loop */
        msgReceive(message); /* wait for event */
        do event handling here;
    }
}
```

Listing 3: Framework for a deferrable server in Chimera.

We now focus our attention to analyzing the MDS. To do so, we determine the maximum server size $U_{m\text{ds}}$ for a given periodic task set with utilization U_p , and determine the worst-case schedulable bound for that task set with the MDS.

The MDS has a criticality of 6, while the periodic tasks in the critical set all have a criticality of 5 and are scheduled among themselves using EDF. This represents the mixed priority scheduling case described in [36]. It was proved that a schedule is feasible if for any t that is a multiple of one the periodic task's periods $T_{k+1}, T_{k+2}, \dots, T_m$, where tasks τ_1 through τ_k are scheduled using the RM fixed priority scheduling algorithm, and tasks τ_{k+1} through τ_m are scheduled using EDF, if the following is true:

$$\left\lfloor \frac{t}{T_{k+1}} \right\rfloor C_{k+1} + \left\lfloor \frac{t}{T_{k+2}} \right\rfloor C_{k+2} + \dots + \left\lfloor \frac{t}{T_m} \right\rfloor C_m \leq a_k(t) \quad (16)$$

where $a_k(t)$ is the CPU availability for scheduling the tasks τ_{k+1} through τ_m .

In the MUF implementation, the aperiodic server has highest criticality, and the periodic tasks in the critical set are scheduled among themselves using EDF. To test the schedulability of this task set, we can substitute $k=1$, thus representing the one high-priority aperiodic server, into (16). Therefore,

$$\left\lfloor \frac{t}{T_2} \right\rfloor C_2 + \left\lfloor \frac{t}{T_3} \right\rfloor C_3 + \dots + \left\lfloor \frac{t}{T_m} \right\rfloor C_m \leq a_1(t) \quad (17)$$

where $a_1(t)$ is the CPU time available after worst-case execution of the aperiodic server.

We can derive $a_1(t)$ from (10) by setting $m=2$ to obtain the worst-case utilization of a periodic task of arbitrary frequency, U_p , as long as $T_2 \geq T_1$. The availability of the CPU for executing the tasks τ_{k+1} through τ_m is then $a_1(t)=tU_p$.

Multiplying both sides of (17) by $1/t$ and setting $a_1(t)=tU_p$ gives the following:

$$\frac{1}{t} \left\lfloor \frac{t}{T_2} \right\rfloor C_2 + \frac{1}{t} \left\lfloor \frac{t}{T_3} \right\rfloor C_3 + \dots + \frac{1}{t} \left\lfloor \frac{t}{T_m} \right\rfloor C_m \leq U_p \quad (18)$$

Note that for any t and j , and by definition of the floor function,

$$(1/t) \left\lfloor \frac{t}{T_j} \right\rfloor C_j \leq \frac{C_j}{T_j} = U_j \quad (19)$$

Substituting from (19) into (18) yields the sufficient condition for a task set to be schedulable with one MDS:

$$U_2 + U_3 + \dots + U_m \leq U_p \quad (20)$$

From (10) with $m=2$, we can describe U_p in terms of the utilization of the MDS as follows:

$$U_p = \frac{U_{m_{ds}} + 2}{2U_{m_{ds}} + 1} - 1 \quad (21)$$

Rewriting $U_{m_{ds}}$ as a function of U_p , we get

$$U_{m_{ds}} = \frac{1 - U_p}{2U_p + 1} \quad (22)$$

We can then conclude that the worst-case schedulable bound when using an MDS with capacity of $C_{m_{ds}}$ and replenishment time of $T_{m_{ds}}$ is

$$W_{m_{ds}} = U_p + U_{m_{ds}} = \frac{U_{m_{ds}} + 2}{2U_{m_{ds}} + 1} - 1 + U_{m_{ds}}, \quad (23)$$

where $U_{m_{ds}} = C_{m_{ds}}/T_{m_{ds}}$.

6.5.2.2 MUF Sporadic Server

The implementation of a MUF sporadic server (MSS) is more complex than that of the MDS. The primary difference is in the way that the server's execution time is replenished. Instead of being able to just specify a server's capacity and its replenishment time, a list of execution start times and the amount of execution used must be maintained. The framework for implementing a sporadic server in Chimera is shown in Listing 3.

Initially, the maximum execution time of the sporadic server is $C_{m_{ss}}$ and its deadline time set to infinity. This means that the timing failure handler will only be called with the maximum execution time reaches zero, and not as a result of a missed deadline. Replenishment occurs whenever the server exhausts its execution time. The amount of replenishment depends on when the CPU time was used up, which is maintained in a list.

Whenever an event is processed, the task updates the replenishment time of the server based on when the event's processing began and how much execution time was used. The routines *execstart()*, *execend()*, and *execleft()* are calls which return information to the task

about the execution time being used by that task. These routines are available by the Chimera kernel, which automatically times the execution of all tasks in order to detect the *MIN-EXEC* and *MAXEXEC* types of timing failures.

Using analysis similar to that presented in Section 6.5.2.1, MSS is equivalent to the RM sporadic server with $m=2$. Therefore from (13), we get

```

float Cmss = 0.05;           /* in seconds */
float Tmss = 0.1;
float nextstart;

struct qlist {
    float t,c;
    struct qlist *next
} Q[QMAX];
qlist *qHead=NULL,*qTail=NULL,*qFree=Q;

dshandler(int type)
{
    /* both DEADLINE and MAXEXEC types of deadlines handled same way */
    mexec = execlleft();
    while (q->t <= clock() {
        mexec += q->c;
        qHead = q->next; q->next = qFree; qFree = q; /* del entry from list */
    }
    if (mexec == 0) {
        /* no execution time left, go to lower criticality */
        set_deadline(clock(),0,Infinity,q->t-clock());
        set_criticality(4);
    } else {
        /* some high priority exec time left */
        set_deadline(clock(),0,mexec,Infinity);
        set_criticality(6);
    }
}

task_name()
{
    /* initialization stuff goes here */
    for (i=0;i<QMAX-1;++Q) Q[i].next = &Q[i+1];
    set_dfhandler(dshandler,6);
    nextstart = clock();
    set_deadline(nextstart,0,Cmss,Infinity);
    while (1) { /* begin periodic loop */
        msgReceive(message); /* wait for event */
        estart = execstart();
        do event handling here;
        eend = execend();
        q = qFree; qFree = q->next; qTail->next = q; /* add entry to list */
        q->t=estart+Tmss; q->c=eend-estart;
    }
}

```

Listing 4: Framework for a high-priority sporadic server in Chimera.

$$U_p = \frac{2}{U_{mss} + 1} - 1 \quad (24)$$

Rewriting U_{mss} as a function of U_p , we get

$$U_{mss} = \frac{2}{U_p + 1} - 1 \quad (25)$$

The worst case schedulable bound when using an MSS with capacity of C_{mss} and replenishment time of T_{mss} is

$$W_{mss} = U_p + U_{mss} = \frac{2}{U_{mss} + 1} - 1 + U_{mss} \quad (26)$$

where $U_{mss} = C_{mss}/T_{mss}$.

6.5.3 Comparison of Aperiodic Servers

In the previous sections we described the analysis of server size, maximum periodic task utilization, and aperiodic server size for the deferrable and sporadic servers using the RM and MUF scheduling algorithms. In this section we compare these values for the RDS, RSS, MDS, and MSS.

The maximum server sizes for each type of aperiodic server as a function of the periodic task utilization is shown in Figure 6.7. As can be seen from the diagram, the server sizes for the MDS and MSS are generally larger than their counterparts, with the MSS algorithm providing the largest server size in all cases.

The worst-case schedulable bound of a task set with each of these aperiodic servers is shown in Figure 6.8. The best CPU utilization is obtained with the MSS in all cases. The MDS has better CPU utilization than RDS in all cases, and a better CPU utilization than RSS for $U_p > 0.42$.

The maximum schedulable bound of a task set as a function of the server size is shown in Figure 6.9. Once again, MSS is the best with the highest schedulable bound in all cases.

As was presented in [64], the response time to aperiodic servers was a function of the server size, which is the amount of high-priority execution time reserved for the server, and the schedulable utilization. Since the MUF versions provide both improved server size and a

higher schedulable bound for a task set, it follows that better aperiodic response time will result. In future work, closer statistical analysis may be made to compare the amount of improvement for various task sets.

6.6 Multiprocessor Synchronization and Communication

In the previous sections, we assumed that all tasks in a configuration are independent. Usually, however, that is not the case. Tasks can communicate with each other through their input/output ports and may also communicate with external subsystems or special hardware.

To support our abstraction of port-based objects, we have designed a global state variable table mechanism for providing the real-time intertask communication of a task set in a multiprocessor environment, as was described in Section 5.5. Our mechanism assumes that each control task is statically bound to a processor, and that there is a global memory area shared by all RTPUs in the control subsystem. In this section, we describe how the mech-




Figure 6.7: Server size as a function of periodic task utilization for various aperiodic servers




Figure 6.8: Worst-case schedulable bound as a function of periodic task utilization when using various aperiodic servers

anism precludes the need for high-overhead synchronization and priority inversion avoidance, and show the real-time analysis of the mechanism and the constraints within which real-time predictability is guaranteed.

The communication mechanism is based on using global shared memory for the exchange of data between modules, thus providing communication with minimal overhead. Every input port and output port is a state variable. A global state variable table is stored in the shared memory. The variables in this table are a union of the input port and output port variables of all the modules that may be configured into the system. Tasks corresponding to each control module cannot access this table directly. Rather, every task has its own local copy of the table, called the local state variable table.

Only the variables used by the task are kept up-to-date in the local table. Since each task has its own copy of the local table, mutually exclusive access is not required. At the beginning of every cycle of a task, the variables which are input ports are transferred into the local table from the global table. At the end of the task's cycle, variables which are output

ports are copied from the local table into the global table. This design ensures that data is always transferred as a complete set, since the global table is locked whenever data is transferred between global and local tables. The locking of the global table, however, creates the possibility of tasks blocking while waiting for this global lock.

Multiprocessor synchronization based on this type of shared memory architecture has been addressed in [50]. The *shared memory protocol* (SMP) is presented as an extension of the uniprocessor priority ceiling protocol [58]. The protocol involves defining global semaphores for locking the global shared memory, and placing priority ceilings on accessing the semaphores to bound the waiting time of higher priority jobs.

There are a few reasons which limit the use of SMP within our reconfigurable software framework. First, this method assumes that the local scheduling on each RTPU is the RM algorithm, with static priorities. As we have shown in a previous section, it is desirable to use mixed or dynamic priority scheduling, for which the protocol is not suitable. Second, one assumption of the SMP is that the delay to access the backplane bus from any processor




Figure 6.9: Worst-case schedulable bound as a function of the server size for various aperiodic servers

is negligible compared to the task execution times. Unfortunately this is not always the case; buses like the VMEbus are implemented using a static-priority assignment which is not under the control of software. Therefore the time to wait for the bus on can be significant. Third, the complexity and generality of SMP can be reduced for the port-based communication by selecting a single lock for the entire table, instead of a separate lock for each state variable. Selecting a single lock for the entire table is not as restrictive as it seems, since a shared bus connects the shared memory to local memory. Even if multiple tasks have separate locks, only one of them can physically access the shared memory at once; other tasks must wait for the bus even while in their critical section.

We now describe then analyze the synchronization protocol that we have developed for locking the global state variable table. It can be viewed as a simplified special case of the SMP.

When a task must access the global table, it first locks the CPU to ensure that it does not get swapped out while holding the critical global resource. It then tries to obtain the global lock by performing a read-modify-write instruction, which is assumed to be supported by the hardware. If the lock is obtained, the task reads or writes the global table, then releases the lock, all while being locked into the local RTPU. It then releases its lock on the local RTPU. If the lock cannot be obtained because it is held by another task, then the task spins on the lock. It is guaranteed that the task holding the global lock is on a different RTPU, and will not be preempted either. In order to not use too much bus bandwidth attempting retries, a small delay, which we call the *polling time*, is placed between each retry. In comparing this method to SMP, the lock can be viewed as a single global semaphore, and since all tasks can access it, its priority ceiling is constant, which is the maximum task priority in the system. Since there is only one lock, there is no possibility of deadlock.

Since a task busy-waits until it obtains the lock and goes through its critical section, the primary concern with this method is the longest time that a task must wait for other tasks to release the lock. We now show that even on hardware that only has fixed priority bus arbitration, there is a bounded waiting time. That waiting time is small for the target domain of

sensor-based systems as compared to the operating system overhead of preempting a task that is waiting for a lock.

Assume that B_{ij} is the maximum time that task i on RTPU j will hold the lock. B_{ij} can be calculated as the time to transfer data between the local and global state variable tables, and is thus a function of the number and size of the variables to transfer. Let M_j be defined as the maximum value of B_{ij} for all tasks on RTPU j . Any task on RTPU k attempting to obtain the lock will wait a maximum of V_k , which is calculated as follows:

$$V_k = \sum_{j=0}^{k-1} M_j + \left[\max(M_j) \Big|_{j=k+1}^r \right] \quad (27)$$

assuming that RTPU j has priority higher than RTPU k if $j < k$, and r is the number of RTPUs in the system.

Typically a module has four or less ports, and each variable requires about six transfers. From measurements performed in our lab using a VMEbus and MC68030-based RTPU, B_{ij} is typically less than 40 μsec [72]. In most of our sensor-based control applications, we have calculate V_k to be less than 200 μsec . In Chimera, worst-case preemption time on an MC68030 (including time to reschedule) is about 100 μsec , and therefore if a task is swapped out then back in, it takes approximately 200 μsec . As a result, it requires less overhead to busy-wait than it does to preempt a task waiting for a lock.

In the case of fixed priority hardware, as with the VMEbus, the assumption made by SMP that the delay to access the backplane bus is negligible implies that $\sum_{j=0}^{k-1} M_j \ll C_{ij}$, where $\sum_{j=0}^{k-1} M_j$ is the maximum time that the bus may be locked by a higher-priority RTPU, and C_{ij} is the execution time of task i on RTPU j . This occurs only when $B_{ij} \ll C_{ij}$ for all i, j , which also implies that $V_j \ll C_{ij}$. Therefore, if waiting for the bus on fixed priority hardware is negligible, then the global state variable communication we have defined is also negligible. In such applications, we can assume V_j is 0. Otherwise when performing schedulability analysis, the worst-case waiting time V_j for a task on RTPU j should be added to the worst-case execution time of that task when it does not have to wait for the lock. Based on this analysis, task sets which are implemented on multiple processors on a fixed-priority bus can be allocated such that the most time-critical tasks are on the RTPUs with the highest




Figure 6.10: Configuration for joint teleoperation of a PUMA manipulator

priority on the bus, which in turn reduces the maximum waiting time for obtaining the bus, as calculated in (27).

Since the overhead of busy-waiting is generally less than the overhead of context switching, and in some cases the time waiting for the lock is negligible, the maximum busy-wait time can be added to a task's worst-case execution time, instead of being treated as blocking time where a task may be preempted. Tasks can then be scheduled independently using either RM, EDF, or MUF, thus greatly simplifying the schedulability analysis of a configuration.

6.6.1 Performance

As an indication of the performance of the SVAR mechanism using the locking described above, the configuration shown in Figure 6.10 was implemented, and the times to transfer the SVAR data to and from the global SVAR table are shown in Table 1.

Table 1: Sample performance of SVAR mechanism for configuration in Figure 6.10 (all times in μsec)

module	processor	N invar	CPU time for transferring invars	N outvar	CPU time for transferring outvars	total CPU time of task	percent transfer time
puma_pidg	MC68020	3	92	2	74	1100	15.0
	MC68030	3	67	2	54	840	14.0
grav_comp	MC68020	1	60	1	60	1632	7.4
	MC68030	1	51	1	52	1315	7.8
diff	MC68020	1	60	1	60	296	40.0
	MC68030	1	51	1	52	240	43.0
jtball	MC68030	0	12	1	48	250	24.0

The field *module* in the table is the name of the module as shown in the figure. The hardware setup included both MC68020 and MC68030 boards, and therefore timings were performed on both processors when possible. The *jtball* module used a local serial port on the MC68030 board, and therefore could not execute on the MC68020 due to that hardware constraint. The *N in-var* is the number of input variables for the task, while *N out-var* is the number of output variables. The *t for in-vars* field is the time taken to transfer the input variables from the global table to the local table, including all locking and subroutine call overhead, in μsec . The *t for out-vars* field is the time taken to transfer the output variables from the local table to the global table, including all locking and subroutine call overheads, in μsec . The *cycle time of task* is the total processor execution time used by the task, in μsec . The *percent of cycle* field is the time that was spent performing the data transfers for that module relative to the execution time of the task. It is calculated as $(t_{for_invars} + t_{for_outvars})/cycle_time_of_task$

Note that the SVAR table was stored on a remote memory board, and therefore all accesses included remote transferred over the VMEbus.

The performance times given in Table 1 assume that there is a single lock for the entire table, and that multi-variable transfers are performed. A breakdown of the overhead for transferring data between the global and local tables is given in Table 2

A comparison between single-variable transfers, which are performed by using *svarRead()* and *svarWrite()*, versus multi-variable transfers as performed by *svarCopyFromShm()* and *svarCopyToShm()* are given in Table 3. As can be seen from the table, transferring a single variable using the multi-variable mechanisms requires a bit of additional overhead; however, the overhead is small (less than 12%) and is worth a potential improvement of transfer times of over 50% for large transfers of multiple variables..

In Section 5.5 it was stated that the overhead of using semaphores or more complex synchronization mechanisms is too large as compared to the data size. From Table 2 and Table 3 we justify those statements. Even with the simplest mechanism, the spin-lock, a large percentage of the transfer time is for the overhead in setting up the transfer and locking the table. The solution that has been presented for synchronization within the SVAR

Table 2: Breakdown of VMEbus Transfer Times and Communication Overhead

Oraw data transfer over VMEbusperation	Execution Time (μsec)
Breakdown of locking overhead:	
obtaining global state variable table lock using TAS	5
releasing global state variable table lock	2
locking CPU	8
releasing CPU lock	8
initial subroutine call overhead	4
lcopy() subroutine call overhead	7
total overhead for single variable read/write	34
additional overhead, per variable, for multivariable copy	5
For comparison purposes:	
worst-case locking time using remote semaphores (includes time to context switch if task must block)	200+
worst-case time using message passing (includes time to context switch if task must block)	300+
estimated time using SMP	300+
Transfer time for data, not including locking time:	
6 floats	9
32 floats	31
256 floats	237

Table 3: Comparison between single-variable and multi-variable transfers.

Transfer Size	Single-variable transfer svarRead() svarWrite()			Multi-variable transfer svarCopyFromShm() svarCopyToShm()			savings	
	time μsec	raw data %	overhead %	time μsec	raw data %	overhead %	μsec	%
1 * float[6]	43	37	63	48	33	67	-5	-12
1 * float[32]	65	68	42	72	56	44	-7	-11
1 * float[256]	264	90	10	273	87	12	-9	-3
2 * float[6]	86	37	63	64	42	58	22	26
2 * float[32]	130	68	42	100	63	37	30	23
2 * float[256]	528	90	10	505	93	7	23	4
6 * float[6]	258	37	63	120	52	44	138	53
6 * float[32]	390	68	42	250	77	23	140	36
6 * float[256]	1584	90	10	1480	96	4	104	9

table is one that provides one of the lowest overhead for transfers, while providing a communication mechanism that can be used by dynamically reconfigurable task sets and maintaining the real-time requirements of high performance and bounded waiting time.

6.7 Automatic Real-Time Task Profiling

One assumption made by most real-time scheduling algorithms is that the execution time of a task is known. Unfortunately, in the past, this has not been easy to determine. Generally, manual methods of profiling a task are required in order to determine how long executing a cycle of the task takes, which can be a long and tedious task. If changes are made to the code, then the profiling must be performed again.

Task sampling has been used to obtain task profiles [32]. However, the results are not necessarily accurate due to the coarse grain of the sampling; a finer grain results in too much system overhead for the profiling.

In Chimera, we first implemented kernel monitoring of tasks in order to enforce that tasks do not use more CPU resources than requested [71]. A similar type of enforcement was later implemented in Real-Time Mach for the purpose of processor reservation in continuous stream multimedia systems [40]. This latter work, however, required the use of special timing hardware in order to obtain sufficiently accurate performance measurements.

We have extended our original work in Chimera to not only detect processor overuse, but to profile tasks “on the fly” without the need of special timing hardware. It provides statistical feedback to the user, the executing task, and the on-line schedulers, so that, if necessary, they may adapt to account for the actual execution times of the system.

The real-time kernel of an operating system always knows which task is executing at any given time, and is responsible for switching task contexts. It thus knows when a task ends its execution. Using this fact as a basis, the real-time scheduler was initially instrumentized to ensure that a task would not overuse its reserved execution time. If it did, a *MAXEXEC* timing failure would be signalled (cf. Section 6.3).

To extend this concept, the kernel’s instrumentation was modified to maintain statistics every time a context switch is performed, instead of only detecting overuse of the processor.

Since a context switch can be performed over 1000 times a second when there are tasks executing with frequencies in the 500-1000Hz range, it is imperative that the overhead of the instrumentation be negligible. The implementation that is described below requires only 6 μ sec per context switch on an MC68030, which translates into a maximum of 0.6% CPU utilization. The information that can be obtained for each task in the system includes the following: minimum, maximum, and average CPU time for each cycle of a task, minimum, maximum, and average CPU utilization of a task, measured frequency and period, total cycle count over a specified time span, and the number of missed deadlines over that same time span. These numbers have been made available to the user through the *SBS status* command (cf. Section 4.4). Although generally not necessary, a global operating system flag can be set to disable the profiling when it is not needed, in which case the 0.6% overhead is not incurred.

6.7.1 Implementation

The key to minimizing the overhead is to store only the minimal information during each context switch. When the profiling information is required, then appropriate calculations are made to quickly convert the raw data into useful information. The granularity of the profiling data is the same as the granularity of the system clock, which by default in Chimera is 1 msec on a MC68030. It is expected that the granularity can be improved to 250 μ sec for an MC68040, where a faster system clock can be used.

The following data is collected by the instrumentized kernel for each task τ_k :

$n_c[k]$	total number of cycles executed (for periodic tasks) or events processed (for aperiodic tasks).
$n_m[k]$	total number of missed cycles.
$q_c[k]$	cumulative clock ticks for this cycle or event
$q_t[k]$	total half-clock ticks executing
$q_{max}[k]$	maximum ticks used for one cycle or event
$q_{min}[k]$	minimum ticks used for one cycle or event
$q_f[k]$	ticks used up on first cycle

The instrumentation code is added to the beginning of the context switch code, where task τ_k has just finished executing and is being swapped out. The context switch would have occurred for one of three reasons:

1. the task has completed execution for this cycle or event;
2. a higher priority task is preempting this task
3. the task must block while waiting for a resource to be freed.

The kernel instrumentation assumes that it is possible to distinguish from within the kernel which of the above reasons has forced the need for a context switch. In Chimera this information is provided to the kernel as an argument to the context switch code.

The pseudo-code for the data collection is as follows:

```

1: Local l
2: l = t - t0
3: t0 = t
4: qc[k] += l
5: if (end_of_cycle_or_event) {
6:   nc[k]++
7:   if (nc[k] == 1) {
8:     qt[k] = 0, qmin[k] = infinity, qmax[k] = 0
9:   } else {
10:    if (qmin[k] > qc[k]) qmin[k] = qc[k]
11:    if (qmax[k] < qc[k]) qmax[k] = qc[k]
12:    qt[k] += qc[k]
13:  }
14:  qc[k] = 0
15:}

```

In line 2, l is assigned the number of clock ticks since the last context switch; t is the current time (in clock-ticks) and t_0 is the time of the last context switch. In line 3 the time of this context switch is stored. In line 4, l is added to the cumulative number of clock ticks used by task τ_k , $q_0[k]$. If this context switch is a result of a periodic task ending its cycle or an aperiodic server finishing the processing of an event, then there is further information stored. The number of cycles that task τ_k has executed is incremented.

If it is the first cycle of the task (or first event to be processed by an aperiodic server), then the cumulative value is dropped and the minimum and maximum execution times are reset.

The first cycle is ignored because the profiling can be reset at any time by the user, and all profiling is done relative to that time. If this is done while tasks are running, then partial information about that task in its first cycle may be lost, and thus the information obtained when a task completes its first cycle after the profiling is reset is not accurate.

If it is not the first cycle of the task, then a check is made to update the minimum and maximum cycle times of that task. The total number of clock ticks used by the task is also maintained in the variable $q_t[k]$.

Missed deadlines are also computed as $n_m[k]$, except that they are counted separately in the kernel by the timing failure handling code.

The profiling can be set to execute for any arbitrary time of Q_{total} clock ticks, such that $Q_{total} = Q_{end} - Q_{start}$. Given these three values, the system clock rate in seconds T_{sys} , and the raw data obtained during each context switch given above, the following information can be provided for each task in the system:

$$ptime = T_{sys} \cdot Q_{total}$$

The profiling time (in seconds), which is the amount of time elapsed from beginning to end of profile. Note that profiling is restarted on an RTPU whenever a new task begins execution on the RTPU.

$$cycle = n_c[k]$$

Number of cycles executed since last 'status' command, or since the task was turned *on* if no *status* command was given before then.

$$miss = n_m[k]$$

Number of missed cycles since last 'status' command, or since the task was turned 'on' if no 'status' command was given before then.

$$mezF = \frac{n_c[k]}{ptime}$$

The average number of cycles per second executed. This value should normally be within 1% of the reference frequency, $refF$, unless there are missed deadlines, in which case it will be lower than $refF$.

$$mezT = \frac{ptime}{n_c [k] + n_m [k]}$$

The measured period of the task, as detected by the automatic profiling. The profiling assumes that the period is a multiple of the clock rate, and rounds to the nearest such multiple. However, if $refF$ is set to 400Hz, then $refT$ will be set to 0.0025. If the tick rate is 0.001 seconds, then there is an uneven split for the period; i.e. in milliseconds that task would execute using periods 2, 3, 2, 3, and so on, such that the average is $1/400 = 2.5$ milliseconds. In addition, missed deadlines are considered for estimating the desired period. For this reason, $mezT$ is not necessarily $1/mezF$.

$$totC = q_t [k] \cdot T_{sys}$$

Total execution time (in seconds) used by task within the profiling time

$$minC = q_{min} [k] \cdot T_{sys}$$

The minimum amount of CPU time used by the task in one cycle.

$$maxC = q_{max} [k] \cdot T_{sys}$$

The maximum amount of CPU time used by the task in one cycle.

$$avgC = \frac{q_t [k]}{n_c [k]} \cdot T_{sys}$$

The average amount of CPU time used by the task in one cycle.

$$minU = \frac{minC}{Q_{total}} \cdot 100$$

The minimum percentage of CPU utilization required by the task in one cycle.

$$maxU = \frac{maxC}{Q_{total}} \cdot 100$$

The maximum amount of CPU utilization required by the task in one cycle.

$$avgU = \frac{avgC}{Q_{total}} \cdot 100$$

The average amount of CPU utilization required by the task for a cycle.

$$resolution = T_{sys}$$

The resolution of the times in the profile is the same as the system clock.

For better accuracy, the Chimera implementation uses half-ticks. That is, every system clock cycle is counted as 2 ticks, and if a task is swapped out in the middle of a system's

clock cycle (which occurs when the context switch occurs as a result of a signal other than the timer signal), then only 1 tick is added for that partial cycle.

Although the resolution of performing such timing in software through the kernel is much lower than the timings that can be done through using specialized hardware, it is sufficient. For example, if the system clock is set to 1 msec, then the real-time scheduler cannot differentiate between a task that takes 2.3 msec to execute or 2.7 msec. Each of these must be rounded (and always rounded up) so the scheduler assumes each of these are 3 msec. The resolution using the method above will return this 3 msec value.

Future research in this area will concentrate on being to provide a complete profile of the task by logging the data from each sample. This data can be stored by the kernel just as efficiently as above; the main problem is that the profiling cannot be continuous as the buffer containing the data for a more-detailed profile would eventually overflow. However, such a profile can be used during the test phases to determine the task profiles desired for scheduling soft real-time tasks with guarantees. Currently, we have created such profiles using an external timer board, as described in the next section.

6.7.2 Manual Task Timing

The automatic task profiling described above is sufficient for the needs of a real-time scheduling algorithm. However, it is not necessarily sufficient to determine the performance of particular algorithms and the overhead associated with doing various operations. Throughout this dissertation performance benchmarks have been made of the various operating system tools provided in Chimera. This section describes the method used for accurately measuring execution time to microsecond resolution.

In order to perform accurate timings, special timing hardware is required. In our case we used the VMETRO *VBT-321 Advanced VMEbus Tracer*, which allows us to monitor all activity on the VMEbus, as well as obtain timings for those activities. The tracer is a 20 MHz logic analyzer, thus providing a resolution of 50 nsec. For our purpose, we used a 1 μ sec resolution for all timings.

Most program segments that we timed did not involve using the VMEbus, and hence the activities would not show up on the bus. Timings in these cases were performed by forcing a *write* operation onto the bus, into an unused memory location. Placing such an instruction immediately before and immediately after the code to be timed allowed us to capture the event on the tracer. Since the overhead of a VMEbus write operation is approximately 300 nsec, it caused negligible difference in our timings.

The tracer allows storing up to 2048 samples. Since two samples are required for each timing, we can time an event 1000 times with the memory available on the tracer. That data was then transferred to the host workstation where a simple C program was used to read the 1000 time samples, provide the minimum and maximum values, and calculate the average value. It was also possible to graph this data to obtain execution profiles of tasks, as was shown in Figure 6.6 on page 116.

6.8 Summary

The real-time aspects of developing reconfigurable software for sensor-based systems presented in this chapter are necessary to ensure predictable execution of applications. We have addressed the issue of real-time scheduling, and presented the maximum-urgency-first scheduling algorithm which combines the advantages of the popular rate monotonic and earliest-deadline-first algorithms by providing improved CPU performance while still guaranteeing execution of critical tasks during transient overloads. We also extended the scheduling to support soft real-time tasks which can have guarantees and coexist with hard real-time tasks. To do so, a novel timing failure detection and handling mechanism was designed and implemented in Chimera. Previous work on aperiodic servers was also extended to be used with the maximum-urgency-first algorithm, which resulted in improved CPU utilization and server size. Finally, a method for automatically profiling real-time tasks without the need for external hardware monitoring capabilities was designed and built-in to the Chimera real-time operating system, so that execution profiles of tasks are always available.

Chapter 7

Generic Hardware/Software Interfaces

7.1 Introduction

One of the fundamental concepts of reconfigurable software design is that modules are developed independent of the target hardware. The issue of hardware independence has been addressed extensively, and is one of the main goals of any operating system. However, most operating systems do not provide sufficient hardware independence that is required by reconfigurable systems.

UNIX-based RTOS support a device driver concept, where all devices are treated as files, and the generic C interface routines *open()*, *read()*, *write()*, *close()*, and *ioctl()* are used to access all functions of the device. This interface works well as long as data transferred between the device and program arrives as a steady stream. In sensor-based control systems, however, this is not always the case. For example, an analog-to-digital converter (ADC) may have several ports. On each cycle of a periodic task, one or more of the ports must be read. Very often the same device is shared, with different tasks reading from different ports. There is no standard method of writing device drivers for these port-based I/O devices. In many cases, programmers either change the function of the arguments for the *read()* and *write()* calls, the *ioctl()* routine is over-used as an interface to every function, or the ports are memory mapped, thus requiring the user to be responsible for the synchronization and handshaking of the device in a hardware dependent manner.

Most RTOS are designed either as single processor operating systems, or have limited support for multiprocessor applications. However, such support is generally not processor transparent, and hence code must be designed according to the target hardware setup. Since a reconfigurable software module must be designed independent of the target hardware, communication between multiple processors must be transparent.

In this section, we describe the additional hardware independence support in Chimera 3, which is designed especially to support reconfigurable sensor-based control systems.

7.2 Reconfigurable I/O Device Drivers

Reconfigurable software modules must be capable of running on any processor in a multiprocessor system. This is often a problem for modules which require access to I/O devices. Most UNIX-like RTOS have the device drivers built into the kernel. Therefore, each I/O device in a system is tied to the processor for which its driver has been initialized at bootup time. This is acceptable for single-processor systems. In a multiprocessor system, this method limits a software module to a specific processor—the one which has the device driver for the particular device built-in to the kernel. In addition, UNIX treats all I/O devices as files. In a reconfigurable sensor-based control system, most I/O devices are port-based, and not stream-based. That is, there is not a steady stream of data coming through the device. Instead, the device has one or more ports. Each port or group of ports is to be read or written periodically, usually once per cycle of the calling task.

We have designed *reconfigurable I/O device drivers* (abbreviated IOD) for multiprocessor reconfigurable systems, in which a device driver can execute on any RTPU on the system, based on the needs of the application. Instead of being initialized at bootup time, a device driver is initialized only when a task requires its use, and on the processor which owns the task. A global database of device information is kept on one of the RTPUs, which keeps track of device usage within a subsystem. It is responsible for locking non-shared devices, and ensuring appropriate cooperation for shared devices.

All IOD drivers are standard objects as defined in [9] (as opposed to port-based objects) and are divided into one of the following sub-classes:

<i>SIO</i>	Serial I/O port. These are always stream devices.
<i>PIO</i>	Parallel I/O port. These are always port devices.
<i>ADC</i>	Analog-to-Digital Converter. These are always port devices.
<i>DAC</i>	Digital-to-Analog Converter. These are always port devices.

<i>RCB</i>	Robot Control Board. This is generally a combination of various types of ports; sort of the equivalent to a C struct. These are always port devices.
<i>SBS</i>	External Subsystem. These drivers generally communicate using one of the Chimera communication mechanisms, such as TBUF, ENET, or MSG.
<i>MEM</i>	Memory mapped board. The data is stored in a block of shared memory.

The IOD objects are implemented as C abstract data types, both for improved performance over using an object-oriented programming language (OOPL) and to account for the target programmers who are generally control engineers with much more experience in C than with any OOPL. The design, however, is still based on object-oriented techniques, and the implementation of the IOD drivers using an OOPL is straightforward.

Each object has at least the *open* and *close* methods. Depending on the class of object, it may also have one or more of the following methods: *read*, *write*, *status*, *control*, and *mmap*. For example, an ADC is always used for input, and hence it has a *read* method, but no *write* method. The methods are all implemented as C subroutines. The object is created by calling *iodOpen()*, which is the constructor method for each object. This routine returns a pointer to the object, which is used as the first argument to all subsequent subroutine calls.

The IOD drivers are designed especially for use in a reconfigurable system. Object methods are always executed in user space, and thus these IOD drivers are not built-in to the kernel. A task on any RTPU can use an I/O device by opening it. However, once a device is opened by a task, only that task or other tasks on the same RTPU can use the device. This restriction is necessary because devices often share registers, locks, and interrupts which must all be accessed from the same RTPU. If this restriction is not applicable to a particular device, then a single physical device can be partitioned into multiple logical devices, and each logical device can be opened from a separate RTPU, while multiple accesses to the same logical device must be from the same RTPU.

One exception to reconfiguring an IOD driver to execute on any RTPU is in the use of local I/O ports. Some RTPUs have built-in I/O ports which are not accessible through the VME-bus; they are only accessible by the local processor. For these I/O ports, the device driver can only be created on that RTPU, and hence there is an added constraint on the reconfigurability of the system for any control module that calls these I/O ports.

7.2.1 IOD Programmer's Interface

This section details the various IOD object methods, which have been implemented in Chimera as subroutines which use abstract data types. Syntactic details of all routines given in this section are provided in the Chimera program documentation [70].

Open method

An IOD is opened by calling *iodOpen()* routine. This creates an instance of the IOD object specified by the logical name, which is passed as an argument. The logical name refers to an IOD that is defined in the Chimera database of I/O devices. The IOD driver which coded for the specific hardware that is being accessed is automatically called by the operating system. These driver calls, however, are executed in user space, and not kernel space. This type of implementation saves significantly on execution time as there is no need to trap into the kernel, and there is one less memory-copy step required as compared to kernel-based device drivers, since there is no need to copy I/O data from kernel space to user space.

A single IOD can be opened several times, either from the same task or from different tasks. Each time the device is opened, a separate instance of the IOD object is created, and any mutual exclusion required for that device is handled internally by the IOD driver.

A range of ports is also specified as an argument to *iodOpen()*, which allows the user to pick which ports of a device are to be opened for this particular instance. For example, an ADC device called *xadc0* may have 32 ports, which can be grouped in any way based on the application. Suppose the application uses ports 8 through 15. *IodOpen()* would then be called with *startport=8* and *endport=15*. These ports become reserved and no other task can open them. However, other tasks can still open the same IOD, as long as they use different ports. If two tasks require use of the same data from the same port, then one of the

tasks should actually open and read the ports, then place the data into a shared location or into the SVAR table, and the other task reads the data from that shared location.

For stream devices (e.g. type SIO) and memory devices (e.g. type MEM), only one port can be opened per *iodOpen()*. Unlike the port devices, these types of devices do not have a fixed input or output size every time a read or write is performed. Instead, the number of bytes to be read or written is specified during each read or write, and the I/O performed accordingly for that number of bytes.

An IOD can be opened either for reading only, writing only, or read-write. All ports specified are opened with the same read-write setting. If different settings are required for different ports, then the device should be opened separately for each different read-write setting. If none of these flags are specified, then the default is *IOD_NONE*.

The IOD driver ensures that the port direction specified corresponds to the capabilities of the port; if not, an error is generated. For example, when opening an ADC port, which is only used for input, specifying *IOD_WRITE* or *IOD_RW* as an argument results in an error being invoked by the driver object. This error checking is done during initialization to ensure that any oversights or errors on the programmers part are flagged right from the beginning, instead of during run-time when a feedback loop using this data may be executing.

Some I/O devices support both blocking and non-blocking modes. In such a cases, one of the following *WAIT* flags can be specified when opening the device:

- IOD_WAITALL* wait for all requested data; block if necessary.
- IOD_WAITONE* wait for at least one piece of data, but not necessarily all requested data; block if necessary
- IOD_WAITNONE* do not wait for data if it is not available; return immediately. If data is available, return it
- IOD_WAITNOALL* like *IOD_WAITNONE*, in that it doesn't block if the data is not available. However, if the data is not all available, then it is assumed that none is available, and no data is returned. This guarantees receiving all or nothing, instead of partial packets of data

The default is *IOD_WAITALL* for port devices, and *IOD_WAITONE* for stream devices. Note that to use the *IOD_WAITNONE* flag, the driver must support the non-blocking read or writes; many device drivers do not have that option, in which case a request for non-blocking operations results in an error.

The data obtained from an I/O device is generally raw data, which is either an *int* or *unsigned* value of a hardware-dependent number of bits. The IOD drivers are used to convert a hardware-dependent data size to a data-size needed by the application; however, it is up to the sensor-actuator interface drivers to convert the raw data into typed data, such as *float*, *double*, arrays, etc.

Whenever data is read from or written to a port, it is passed between the user's program and driver through a buffer. The size of each element in that buffer can be either byte (1-byte), word (2-bytes) or long (4-bytes). The size of the elements in the buffer is specified through one of the flags *IOD_BYTE*, *IOD_WORD*, or *IOD_LONG*, representing 8-bit, 16-bit, and 32-bit data respectively.

For maximum configurability, I/O device drivers should be written to support all three sizes, thus letting the application use whatever size is most convenient. If one or more of the sizes is not supported, then an error is returned by *iodOpen()*. Note that these flags represent the size of transfers only, and not the type of transfers.

If the physical port size is not the same as the buffer element size specified by the programmer, then a conversion is made between the types. For example, many ADC ports are 12 bits. Regardless of what transfer size is selected by the programmer, a conversion is required. By default, the conversion is just to pad the most significant bits with 0 if expanding, or to truncate out the most significant bits if reducing the size of the data. These defaults can be overridden using the following flags:

IOD_SIGNED consider the data to be signed; therefore when expanding the data, pad with 1's if negative, 0's if positive. This option has no effect when reducing the size of the data

IOD_TRUNC_LSB When reducing the data size, causes the data to be shifted so that the least significant bits are truncated instead of the most significant bits (i.e. if you only want 8 bits of a 12-bit port, then you get bits 4 through 11). Note that some drivers do not support both modes, and hence always truncates or always shifts. The IOD driver should return an error if the desired mode is not supported. The documentation for the individual driver should indicate the limitations of the driver, if any.

The *iodOpen()* returns a pointer to the IOD object, which is to be used as the first argument in subsequent IOD commands. The same device can be opened multiple times, but different ports must be specified each time. It is not possible to open the same port more than once.

Read and Write methods

The read method is used for reading data from an I/O port and placing it in a buffer to be used by the application. Similarly, the write method is used for writing data that is stored in a buffer to an I/O port.

I/O ports which are opened for reading can be read using the *iodRead()* command. Calling this subroutine in turn invokes the read method of the IOD driver corresponding to the device being accessed. Whether or not the task blocks if data is not available depends on the flags specified when the object was opened. The buffer must be large enough to hold the data from all ports that are read if

I/O ports which are opened for writing can be written using the *iodWrite()* command. Its functionality and implementation is similar to *iodRead()* except for the difference in direction of the data.

The read and write methods are generally called from within time-critical code, and may be called hundreds of times per second. For that reason, a minimum amount of error checking is performed, and the read or write options are specified by the flags argument of *iodOpen()*. If any of these options must be modified during run-time, or other configurations of the port are necessary, they can be performed by using the *status* and *control* methods.

Status and control methods

The *status* and *control* methods are used for obtaining state information about the I/O port hardware or reconfiguring options of the I/O port either statically after the port is opened, or in some cases dynamically if the I/O port allows it. The state information and options available are generally dependent on the subclass of the I/O port, but some information is general to all I/O devices.

The status information has been set in this way to maximize the reconfigurability of systems. For example, if a task uses a serial port, then it should be able to set parameters like baud rate and stop bits in a hardware-independent fashion. The status commands presented in this section are those that we have found necessary in our lab. The aliases for the names given here are pre-defined by Chimera. Any IOD driver can support other status commands, but any type of command that is hardware dependent may result in limiting the reconfigurability of tasks that use the hardware device.

The status method of an IOD object is invoked by calling *iodStatus()*. The following status commands are defined for all port subclasses:

IOD_PORTSIZE return the actual size of the specified port in bits. The port number is passed as an argument.

IOD_PORTNUM return the number of logical ports on the specified device.

In addition, each subclass of IOD objects have their own set of status commands, of the form *IOD_XXX_YYYY*, where *XXX* is the class name of the I/O device, and *YYYY* is the command name. The function of the argument *arg* is dependent on the command. It could be either a 32-bit scalar value, or a pointer to a predefined structure. The possible commands for each class of devices, and the type of their corresponding argument, follow:

For the SIO devices, the following status commands are available:

IOD_SIO_GET get basic properties of serial I/O.

IOD_SIO_SET set basic properties of serial I/O.

The *IOD_SIO_GET* is a command supported by *iodStatus()* for any serial I/O. It returns the current setup of the serial port, including the baud rate, number of bits per character, stop bits, and parity. The information is returned through *arg*, which is a pointer to an *iodSioParam_t* structure.

The *IOD_SIO_SET* is used to set the baud rate, number of bits per character, stop bits, and parity for serial transmission. The argument for this command is a structure of type *iodSioParam_t*.

The *iodSioParam_t* structure is defined in *<iod.h>* as follows:

```
typedef struct {
    int baudRx;    /* e.g. 9600, 300, ... */
    int baudTx;    /* e.g. 9600, 300, ... */
    byte bits;     /* typically 7 or 8 */
    byte stop;     /* typically 1 or 2 */
    byte parity;   /* see choices below */
} iodSioParam_t;
```

The *baudRx* field is the baud rate for receiving, while *baudTx* is the baud rate for transmitting. Typical values are 300, 1200, 2400, 4800, 9600, and 19200. The *bits* field is the number of bits per character, which is typically 7 or 8, but can also be 5 or 6 with most serial I/O devices. The *stop* field is for number of stop bits, which is either 1 or 2. The *parity* field sets the parity for serial communication; it can be one of the following:

IOD_SIO_NONE no parity or ignore parity
IOD_SIO_ODD set parity to odd
IOD_SIO_EVEN set parity to even
IOD_SIO_MARK set parity bit always
IOD_SIO_SPACE reset parity bit always

This status interface for specifying baud rates is hardware independent. It is up to the IOD driver to convert numbers, such as the baud rate or number of bits, into appropriate register bitmaps. By using this class-based interface, a task that requires use of any serial port can configure it as necessary regardless of the hardware dependencies of that port. This is a sig-

nificant improvement over UNIX-based device drivers, where configuration of devices is done through the *ioctl()* routine, and is usually device dependent as there are no or little standards for various classes of port devices.

Currently, there are no standard commands available for the RCB, ADC, DAC, PIO, SBS, and OTH classes. Additional research which analyses various applications using I/O ports can be done to establish the commonality between these subclasses of I/O devices.

7.3 Sensor/Actuator Independent Interface

A shortcoming of the UNIX-based device driver methodology is that a hardware independent interface is provided to I/O devices only, and not to any equipment that may be attached to the device. There are no provisions in traditional real-time operating systems to provide a hardware independent interface to the sensors and actuators connected to the I/O devices. As a result, code must be written with knowledge of the types of sensors and actuators in the system. Hence, the software modules are hardware dependent. To alleviate this problem we propose a *sensor-actuator independent* (SAI) interface with an underlying *SAI driver*, which provides a hardware independent layer to all sensors and actuators.

The goal of the SAI interface is to convert raw data from an input I/O port to typed data with standard units which can be used by the control modules; similarly, typed data is converted to raw data for output.

For example, consider force-torque sensors from two different manufacturers: one requires a parallel I/O port for communication, the other requires an analog-to-digital converter. Because of the different I/O interfaces, each one must perform different kinds of device initialization. The raw data from each may also be different, and must be scaled according to the calibration matrices of the particular sensor. In any case, the desired output from both sensors is identical: 3 force readings in Newtons and 3 torque readings in Newton-meters. If the driver code for both sensors provide the same output, then an application using one of them can easily be reconfigured to use the other.

To implement these hardware independent interfaces for sensors and actuators, an SAI driver is designed as a port-based object (c.f. Section 3.3) with resource ports which com-

municate with the actual hardware. The driver is designed to convert between raw data and typed data. The typed data is either placed into or read from the global state variable table for input and output devices respectively.

If other modules need to be configured based on a specific sensor or actuator, then the SAI module should output a constant after initialization (i.e. *out-const*), which then allows other modules to configure themselves for this hardware. For example, two different robotic manipulators may have different numbers of degrees of freedom (*ndof*) and different configurations which can be represented by their Denavit-Hartenberg (*dh*) parameters [14]. A generic PID control loop can be written such that it is configured for the manipulator in question based on the *dh* and *ndof* constants, as shown in Figure 7.1. Each manipulator has its own torque-mode robot interface; if the second manipulator is to replace the first, then the only software module that needs to be replaced is the SAI relating to the manipulator.

Port-based objects each execute as a separate thread in the real-time environment, which is a unique method of implementing device drivers. Traditional device drivers are generally execute as subroutine or system calls, or they execute in kernel mode in response to interrupts. In addition to the reconfigurability obtained by using these objects, this method has several other advantages:

- *Device sharing*: multiple tasks can share a device without the synchronization problems generally associated with such sharing: access to a shared device is




Figure 7.1: Sample PID control loop, demonstrating the use of constants for configuring a controller to a specific manipulator.

typically guarded by a semaphore, which ensures that two tasks using the device do so in a mutually exclusive fashion. The port-based object design of the driver allows multiple tasks to obtain the most recent data available without the need for any such synchronization.

- *Non-blocking access to hardware:* many hardware I/O ports require blocking while waiting for data. However, it may not be desirable for the task reading the data to block, preferring to reuse old data if necessary. The SAI driver can be defined as a synchronous task, such that its timing is based on the timing of the sensor, and not of any task or computer. The driver blocks until the data is ready, then performs its data transfer operations. The task using or producing the data, however, does not block, since communication is through the SVAR table.
- *No buffer overflow:* in cases where data is being produced faster by sensors than the control algorithm is able to use it, the generally low-overhead driver can execute independently of the control algorithm at the speed of the hardware to ensure that buffers do not overflow.
- *Frequency selection:* Tasks using the device's data need not operate at same frequency as sensor or actuator. Many sensors or actuators produce output or require input at a fixed rate; this rate may not correspond to the best rate for real-time scheduling purposes, or may be wrong as compared to the rate of other modules. The state variable table communication between objects allows the driver and other tasks to execute at different frequencies, and ensures that the most recent data is always available whenever a task or driver requires that data.
- *Transparent simulation:* since SAI and control modules are both port-based objects, they are interchangeable. That means a control module that simulates a sensor or actuator can be interchanged with the SAI, and the result is a real-time simulation. All modules except for the one that was interchanged are the same regardless of whether execution uses the real hardware or a software simulation module.

Using port-based objects for developing the SAI interface allows for the development of domain-specific subclasses of interchangeable sensors and actuators. This leads to the possibility of manufacturers for such sensors and actuators to distribute their hardware with a single software module, the SAI interface to that hardware, and allow that new hardware to be easily installed and used immediately in a reconfigurable system without having to write any new code.

7.4 Special Purpose Processors

A *special purpose processor* (SPP) is a computer processor dedicated to some specialized function, such as “number crunching”, vector processing, symbolic processing, or fast I/O handling. Examples of SPPs are floating point accelerators (FPA)¹, image processors, array processors, digital signal processors, transputers, and LISP machines.

In a typical UNIX system, all files, I/O devices, and SPPs are treated as devices in the same way. However, SPPs are very different from any file or I/O device, in that they are neither character nor block devices. An SPP is a computing device and requires commands for downloading, synchronizing, communicating, and calling subroutines. As a result, manufacturers of SPPs have generally used the *mmap()* device driver interface in UNIX, and created their own customized interface to their SPP. As a result, any code written for an SPP using such an interface is not portable.

The desirable alternative is to integrate these processors through standardized mechanisms, such that modules can use the SPP in a hardware independent manner. For example, if a software module requires the use of an FPA, then it should not matter if that FPA is a Mercury with a Weitek processor, a Skybolt with an Intel i860 processor, or any other manufacturer’s FPA. The math libraries used can either be one that is provided by the manufacturer, or custom-made. In the latter case, code is written using only portable code (e.g. ANSI-C) and compiled for each different FPA.

¹ Note that the MC68881/2 floating point units (FPU) are not included in this list. Rather, they are an extension to the MC68020 and MC68030 general purpose processors (GPP). They differ in that the FPUs are not downloaded separately from the GPP. The GPP and FPU share the same code, where the GPP passes on any FPU instructions to the FPU. SPPs are always separate entities, and are explicitly downloaded and execution is fully decoupled from the GPP.

In addition, all communication and synchronization with the FPA should be hidden from the programmer, as the programmer wants to use a simple interface such as “download library X to SPP” to download a pre-compiled library, then “call routine Y on SPP” to call a particular subroutine on that SPP. If any data must be transferred, then it should be transferred implicitly. If any special synchronization or scheduling of the FPA is required, then it should be handled by the underlying SPP driver, so that, as viewed by the programmer of the control module, the remote procedure call is completely transparent.

To address these problems regarding SPPs, an object-oriented SPP driver and interface has been defined similar to the IOD interface, except that the methods of the objects are targeted towards the SPPs.

7.4.1 SPP Objects

An SPP object is a device driver designed to hide the hardware dependencies of an SPP, such that a program can access the SPP through hardware independent calls. The driver performs remote procedure calls to a real-time executive on the SPP, which in turn executes the appropriate subroutine, and returns a result. The Chimera real-time executive which runs on an SPP is described in Section 7.4.2

Each SPP in the system is identified in Chimera by an entry into the Chimera hardware configuration file [67]. The configuration file includes the following information for each SPP:

<i>sppname</i>	The logical name of the SPP
<i>sppdriver</i>	The SPP driver code to use for this SPP
<i>address</i>	The physical address of the hardware
<i>memsize</i>	The memory size of the SPP
<i>intrval</i>	The interrupt value for interrupting the host RTPU

The logical name *sppname* uniquely identifies the SPP in the system, and that SPP uses the driver code from module *sppdriver*. The physical address, memory size, and interrupt values are passed directly to the SPP driver, so that the user of the SPP need not supply any such information and thus can write code that is independent of the target hardware.

The Chimera implementation of the SPP objects is through the use abstract data types, and uses the SPP interface for calling the method of each object. The information from the configuration file is used to select which driver object to call given a logical name, and to configure the driver for the particular hardware setup.

Each SPP object has the following methods defined, which can be invoked by the programmer in order to make use of the SPP:

<i>init</i>	Initialize and configure the SPP, then download a compiled math library as specified by one of the arguments to this method. This is the constructor method of the object.
<i>translate</i>	Translate a symbolic subroutine or variable name into a pointer that is usable by the <i>call</i> , <i>read</i> , and <i>write</i> methods. By using symbolic names in this way, the program that uses the SPP can be written in a hardware-independent manner.
<i>call</i>	Perform a remote procedure call to the SPP; arguments to the remote subroutine may be specified. This command is buffered.
<i>write</i>	Copy data from the RTPU to the SPP. This command is buffered.
<i>read</i>	Copy data from the SPP to the RTPU. This command is buffered.
<i>wait</i>	Block the task until the buffered commands have executed.
<i>lock</i>	Reserve the SPP for exclusive access.
<i>release</i>	Release the exclusive access of the SPP.
<i>finish</i>	The SPP is no longer required; clean up and make the SPP available for other tasks to use. This is the destructor method of the object.

The *call*, *write*, and *read* methods are buffered on the SPP, and handled by the Chimera real-time executive which is executing on the SPP. This allows a task to request that several subroutines be called sequentially, and required data only read at the end. The calling task can synchronize with the SPP by calling the *wait* method, which blocks the task until the buffer has been cleared.

Details of the Chimera RT executive and the syntactic details of the C interface used for each of these methods is described in the Chimera program documentation [70].

7.4.2 Chimera SPP Real-Time Executive

The Chimera RT Executive (abbreviate *chimexec*) is a rather simple but very portable real-time non-preemptive executive, which can be used to implement two-way remote procedure calls on most SPPs. It is non-preemptable because most SPPs incur very large overhead for context switching (easily half a millisecond or more) and such overhead usually defeats the purpose of using an SPP in a sensor-based control application.

Chimexec is basically an infinite loop which waits for remote procedure calls to be issued on the host RTPU then processes those commands as they arrive. A buffer is used so that multiple messages can be sent by the RTPU and executed as a chain on the SPP before the results are returned to the RTPU. *Chimexec* also uses the Chimera remote-procedure-call (RPC) mechanism [70] which allows remote procedure calls to be performed from the SPP to the RTPU in order to support operating system services not normally available on SPPs. These services include access to a remote file system, allowing routines on the SPP to read and write files, and to print to the standard output or read from the standard input during the debugging phases of the SPP code.

As mentioned above, the *chimexec* code is relatively simple, and is implemented based on the following pseudo-code segment:

```
1: Initialize and configure SPP
2: Initialize command buffer for incoming RPCs
3: Initialize Chimera RPCs for file system support
4: repeat indefinitely {
5:   loop indefinitely until buffer not empty
6:   get command from buffer
7:   switch(commandtype) {
8:     case CALL: call specified subroutine
9:     case WAKEUP: send wakeup signal to task on RTPU
10:    case XFER: copy data between RTPU and SPP
11:   }
12: }
```

In lines 1 through 3 various aspects of the SPP and *chimexec* are initialized. Then an infinite loop is entered, and the buffer is polled for incoming commands. If there are no incoming commands, then the executive goes into the idle loop and waits for a command. Since the

buffer is stored on memory local to the SPP, it can continually check the buffer and when a command arrives, it can be processed with no latency; that is, there is no need for the RTPU to send any kind of signal to the SPP to begin execution.

A command retrieved from the buffer is always one of three types: *call*, *wakeup*, or *xfer*. If it is of type *call*, then the argument of the command includes a pointer to the subroutine to call. That subroutine is then invoked by the Chimera executive. Upon completion of the subroutine, control is returned to the executive. Although data arguments can be passed to the SPP subroutine, there are no return values. This is because the remote procedure call is non-blocking, and therefore the calling task is not waiting for a response.

Obviously, some kind of return of data is required from the SPP's subroutine to make it useful. This can be accomplished in one of two ways: either the reply can be placed in a pre-defined global memory, or a pointer to a local memory is passed to the subroutine as one of the arguments. In either case, the task on the RTPU can retrieve the data using the *xfer* command.

The *wakeup* command is used for synchronization loopback. After the task on the RTPU fills up the SPP's buffer with subroutine calls, it places a wakeup command in the buffer, then blocks. When *chimexec* reaches that wakeup command, then all the jobs requested before that task have been executed. Therefore, it sends a wakeup signal to the RTPU, thus causing the blocked task to continue with its execution.

The *xfer* command is not necessarily available for all SPPs, depending on the driver. There are two ways to initiate data transfers between the RTPU and the SPP. In one case, the RTPU initiates it, while in the other case the SPP initiates it. The method used generally depends on performance. For example, if the SPP has special DMA capabilities which the RTPU does not have, then it may be more efficient to send an *xfer* command to the SPP to transfer the data. On the other hand, for some SPP's I/O of that sort is not efficient, and it is faster for the RTPU to perform the transfers. In this case, a *wakeup* command is sent by the SPP driver code executing on the RTPU instead of an *xfer* command. When it is time to transfer data, the SPP receives the wakeup command and signals the RTPU. The driver

code then continues by initiating the data transfers, then issues any subsequent commands. As a result, the *read* and *write* methods of an SPP driver may be blocking.

Currently, *chimexec* processes all commands in a first-come-first-serve manner. If all requests are coming from the same task then that is not a problem. However, if multiple tasks must share the SPP, then there could be a conflict if these tasks have different priorities. The SPP mechanism allows a task to lock and release the SPP as needed, which indicate the start and end of a job. However, if multiple tasks make requests simultaneously it is not necessarily the first task to obtain the lock that should obtain the SPP. Instead a more sophisticated algorithm which takes into consideration the priorities and deadlines of the tasks should be implemented. We have not yet addressed this issue, but there has been other research into real-time scheduling of such a non-preemptive resource (e.g [21], [25], [83]).

7.5 Summary

One of the requirements of a reconfigurable software module is that hardware dependencies must be completely self-contained in the module. This is only possible if the underlying device drivers do not place additional restrictions on the task. UNIX-like device drivers are built-in to the kernel, and thus force which processor a task must execute on. This is not acceptable in a reconfigurable system. To address that problem, we have designed reconfigurable I/O device drivers that operate in user space and execute on any RTPU in a multiprocessor system. We also provide similar drivers for special purpose processors, allowing this specialized hardware to easily and quickly be integrated into a subsystem, again without adding any additional configurability constraints to tasks that must use them. We also described a sensor-actuator interface which allows the device drivers for sensors and actuators to be implemented as port-based objects. Changing the hardware thus results in changing a single software module. The module can also be replaced by a simulation module in order to perform real-time simulations on the target hardware, but without the danger of causing motion in the environment.

Chapter 8

Fault Detection and Handling

8.1 Introduction

The area of fault detection and handling for real-time systems is a research area of its own, and as such is not a focus of the research described in this dissertation. However, since the work proposed is to control physical systems such as robots, some degree of fault detection and handling is required to ensure at least a minimal amount of safety when using system

Fault detection refers to the ability to detect errors within a system. The type of errors which occur can generally be classified into four categories: software errors, hardware errors, state errors [13], and timing errors [71] [73]. Software errors are caused by bugs or design oversights in the software. Hardware errors involve the failure of hardware components, or the communication interface to the hardware. State errors are a result of the difference between an intelligent machine's perception of the environment and the actual environment. For example, after a *pick-up-object* job is completed by a robotic manipulator, we assume that the state of the robot is *holding the object*. If not, then a state error has occurred. Timing errors occur when real-time tasks fail to meet their timing requirements.

Goodenough [18] provides a comprehensive, implementation-independent definition of error detection and handling and the corresponding issues. He makes a logical and clear distinction between the detection of an error by an operation, and the handling of the error by the invoker. Several different methods of handling errors are discussed, including parameter passing methods and implicit handling methods (sometimes known as global error handling methods). The main problem with parameter passing methods is that there is no separation between main program and exception handling code. Both are intertwined, making the code difficult to read, and default exception handling difficult to override.

Several research efforts propose using mechanisms provided by a computer language to support implicit exception handling [13] [18] [45]. This method does provide separation

between main program and exception code. It can catch state errors and some hardware errors, but cannot catch software errors nor deadline errors. In order to provide a robust predictable system, a fault detection and handling scheme that can catch and handle all types of errors is required.

The Maruti real-time operating system [35] is dedicated towards investigating the mechanisms for real-time fault detection, handling, and tolerance. The semantics of what type of handling should be performed for sensor-based systems is generally application dependent, although some work [76] has been performed to generalize those aspects as well. The global error handling mechanism presented in this section can be used to support such semantic descriptions.

In Section 6.3 we discussed the detection and handling of timing errors. In this chapter, we discuss the fault detection and handling mechanisms required for non-timing types of errors. Note that the focus of this dissertation is not on fault detection and handling, and as a result the operating system services implemented in Chimera and presented in this chapter form only the minimal set, which we required in order to ensure the safety of a system which used our reconfigurable software framework.

8.2 Global Error Handling

A powerful and novel operating system service provided by Chimera is the *global error handling mechanism*. It provides built-in tools for fault detection and fault handling, allowing user programs to be developed without ever having to check the return value of errors. Instead, whenever an error is detected, an *error signal* is generated, and an appropriate error handler is called. By default, a detailed error message is printed, and the task is aborted. The mechanism allows error messages to be very specific, thus aiding in tracking down errors in the system. The programmer may override the default handler, on a per-error-code, per-module, or per-scope basis. After handling the error, the default of aborting the task can also be overridden, either by continuing at the line after the error, or by returning to a previously marked place in the program. Every task has its own set of error handlers.

In traditional UNIX-C code, the error handling is built-in to the main thread of execution, through the use of many *if* statements, such as:

```
if ((fd = open("filename",O_RDONLY)) == -1) {
    fprintf(stderr,"Error opening file %s\n",filename);
    exit();
}
```

The design of the global error handling in Chimera 3.0 allows the definition of programs and error handlers to be kept separate. The resulting code segment for the main thread of execution reduces to the following:

```
fd = open("filename",O_RDONLY);
```

The error handling code is kept separate from the main thread of execution. In many cases, no error handler even has to be specified, in which case the default error handler, which prints a detailed error message and aborts the task, will be used.

The user has the ability to define error handlers to override the default. The same error handler can also be used in any part of the code, instead of having to define a separate error handling code segment for every part of the code which may generate an error.

In order to aid in debugging the system, a debug mode may be turned on. In addition to printing the error message, the mechanism will also print the name of the source file and the line number from where the error was invoked. The programmer can then quickly track down where the error was generated, and backtrack to the original cause of the error.

The global error handling is built-in to all kernel routines, and is available to programmers to use when programming custom modules. When the global error handling is enabled, the default processor exception handlers are also modified to use the mechanism. Only the deadline failure detection is not handled by the global error handling. Deadline failures must be handled using the timing failure detection and handling described in Section 6.3.

8.2.1 Implementation

The global error handling is defined in terms of signals. However, in order to obtain better performance and not require the overhead associated with exception processing of signals, the Chimera implementation uses error objects and subroutines instead of signals [70]. When an error is detected, the module that detects the error calls *errInvoke()*, which in theory sends an error signal. In practice, instead of sending a signal, the code within that subroutine checks the list of error handler objects created for that task, and picks the first one that is designed to catch the error being generated. This implementation gives the added ad-

vantage that error handling can be performed in user mode within the context of a task, and not within the kernel's supervisory mode which would otherwise be required. The disadvantage of this implementation is that error signals remain local to a task. If an alternate task must be signalled, then that signalling is performed explicitly from within the error handler of that task.

Associated with each error object is the method which includes the code to handle the error. The subroutine then invokes that method of the object, which has the effect of invoking the appropriate error handler. Upon completion of the user's error handler code, the user has one of three options: *abort*, *continue*, or *jump to mark*. With the *abort* option, the task frees up any resources it allocated and aborts. With the *continue* option, the task returns to the next line after where the error occurred. This is easily implemented, as the result of returning normally from the handler method is to execute the next line of code, which is after the line where the error was invoked.

The third option, *jump to mark*, uses the *setjmp()* and *longjmp()* system calls in the same way as the timing failure handler described in Section 6.3. In this case, at some point the task marked a location to return to in case of error. This can be anywhere in the code, although in practice it is usually the beginning of the task (to restart the task), or the end of the initialization before a task enters its periodic loop (to restart the cycle).

8.3 Summary

Failure detection and handling was not a primary focus of the research described in this dissertation. However, it became necessary to implement at least some basic constructs in order to ensure the predictability and safety of the real-time sensor-based systems being controlled by applications based on this framework and using Chimera. To address these concerns, a global error handling was implemented as an operating system service which allows for application dependent fault detection and handling.

For future research, we want to incorporate some of the state-of-the-art fault tolerant techniques [35] and incorporate generalized semantics [76] into the framework to automatically provide an additional layer of safety so that the software assembly framework can be used in mission-critical systems.

Chapter 9

Summary, Contributions, and Future Research

In this dissertation we presented a comprehensive domain-specific software framework, targeted towards the programmers and users of R&A systems. The abstractions and operating system services provided as part of the framework result in improved capabilities, reliability, and performance of the systems. The infrastructure presented allows software to be assembled, which result in a significant reduction in time, and hence cost, of developing new applications.

As a result of the work presented in this dissertation, we have made the following major contributions to the software engineering and real-time systems communities:

- Developed the concept of port-based objects, which can be used as the basis for designing dynamically reconfigurable real-time software.
- Identified, designed, and implemented several unique operating system services which provide the infrastructure to support a software assembly paradigm.

The software framework we describe has proven to be an extremely valuable tool for building multi-sensor based applications. The methodology is already being used by many projects at Carnegie Mellon University and elsewhere.

Despite the current success of our approach, however, there are still many issues that have not yet been resolved. These issues provide the basis for further research in the areas of developing reconfigurable software and supporting software assembly. Some of these issues include the following:

- The global allocation of tasks to RTPUs is currently done manually. A global scheduling algorithm which can automatically map these tasks to the RTPUs based on the timing and resource constraints of each task within a subsystem is required.

- The real-time analysis of a configuration requires that the CPU time required by a module be known *a priori*. This is often difficult to obtain, especially in a multiprocessor application where the RTPUs are not necessarily the same type, and thus the task may have different CPU requirements for each RTPU. We are looking into automatically profiling the tasks in order to obtain fairly accurate first estimates of execution time, and to be able to automatically adjust the estimates during run-time if the original estimates are incorrect.
- Most real-time scheduling concentrates on guaranteeing that critical tasks meet their deadlines in a hard real-time system. However, many R&A applications have at most one or two hard real-time tasks, and the remaining tasks are soft real-time. We are currently analyzing the potential for using soft real-time scheduling algorithms in order to improve the functionality of an R&A application without adding additional hardware, and hence additional costs to the system.
- Currently the dynamic reconfiguration is performed under program control or by the user. The underlying operating system does not ensure that the stability of a system is maintained. We are further studying the possibility of having the critical tasks in the system remain locally stable during dynamic reconfiguration. This means that the task ignores its input ports whenever an invalid configuration is detected, and instead ensures locally that the hardware it is controlling remains stable. These same mechanisms can be used if errors in the system are detected, and the system must either remain stable or perform a graceful degradation or shutdown.
- We have implemented all our objects in Chimera using abstract data types in C, and subroutine calls for each of an objects components. A logical next step is to use an object-oriented programming language, such as C++, which would give us the advantage of object inheritance for further improving the reusability of existing application code.

- The goal of using software assembly is that persons with less educational background and experience can program complex sensor-based applications. However, as with any system, problems can occur. If they do, it is desirable for the system to self-diagnose itself and present to the user the exact cause of the problem so that it can be readily fixed. This is not an easy task by any means, as it implies the automatic debugging of a real-time system, a job that is still very primitive even using manual means. Therefore, more research into real-time debugging with the goal of self-diagnosis is required.
- We have looked at mechanisms for detecting both timing and non-timing errors in a reconfigurable system. However, we only provided mechanisms for detecting them and calling user defined handlers based on them. A next step would be to incorporate domain dependent handling of these faults (e.g. [76]), and to eventually design the software assembly such that fault tolerance is automatically provided when certain modules are selected.
- We considered the data flow of a task set to reduce the overall error in the system. This work was done only to show the potential effect that may result in real-time scheduling if the data flow of the application is not considered. From the figures we presented, we observed that the worse-case error at frequency X is equal to best case error at frequency $X/2$. These results require further investigation, with the ultimate goal of being able to automatically select frequencies of tasks in the system in order to reach an ideal compromise between error and CPU utilization.
- The framework presented in this dissertation is specific for the domain of multi-sensor based control systems. It is desirable to have similar software frameworks based on the methodology of reconfigurable systems for other domains, such as multi-agent control, signal processing, vision processing, and multimedia. Although the methodology would be the same, the mechanisms for achieving reconfigurability in each domain may be drastically different. Each

domain can then be treated as a subsystem in an overall application. This leads to the ultimate *super-domain*, in which software assembly can be used to integrate multiple reconfigurable subsystems to form complex applications.

Along with the foundation provided by the software framework, we are also developing many modules for the control module, device driver, and subroutine libraries. As the libraries continue to grow, they will form the basis of code that can eventually be used by future R&A applications. There will no longer be a need for developing software from scratch for new applications, since many required modules will already be available in one of the libraries.

Appendix

Listing A-1 (start): Sample of automatically generated code for quickly developing new reconfigurable software modules

```
#include <chimera.h>
#include <sbs.h>

typedef struct {
    float *Q_REF;
    float *QD_REF;
    float *T_GRAV;
    float *Q_MEZ;
    float *QD_MEZ;
    float *DH;
    int *NDOF;
    /* XXX other module state information goes here */
} mysampleLocal_t;

SBS_MODULE(mysample);

int mysampleInit(cinfo, local, stask)
cfigInfo_t *cinfo;
mysampleLocal_t *local;
sbsTask_t *stask;
{
    sbsSvar_t *svar = &stask->svar;

    local->Q_REF = svarTranslateValue(svar->vartable, "Q_REF", float);
    local->QD_REF = svarTranslateValue(svar->vartable, "QD_REF", float);
    local->T_GRAV = svarTranslateValue(svar->vartable, "T_GRAV", float);
    local->Q_MEZ = svarTranslateValue(svar->vartable, "Q_MEZ", float);
    local->QD_MEZ = svarTranslateValue(svar->vartable, "QD_MEZ", float);
    local->DH = svarTranslateValue(svar->vartable, "DH", float);
    local->NDOF = svarTranslateValue(svar->vartable, "NDOF", int);

    /* XXX module-dependent initialization code goes here */

    return (int) local;
}

mysampleReinit(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent re-initialization code goes here */
    return I_OK;
}
```

```

int mysampleOn(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'on' code goes here */
    return I_OK;
}

int mysampleCycle(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* following lines are optional; they are defined for convenience */
    /* if deleted, refer to SVARS as 'local->SVARNAME'; otherwise */
    /* simply use 'svarname'. */

    float *q_ref = local->Q_REF;
    float *qd_ref = local->QD_REF;
    float *t_grav = local->T_GRAV;
    float *q_mez = local->Q_MEZ;
    float *qd_mez = local->QD_MEZ;
    float *dh = local->DH;
    int *ndof = local->NDOF;

    /* XXX module-dependent 'cycle' code goes here */

    return(I_OK);
}

mysampleSync(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'sync' code goes here */
    /* Leave this routine blank if the module is periodic. */
    return I_OK;
}

int mysampleOff(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'off' code goes here */
    return I_OK;
}

int mysampleKill(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'kill' code goes here */
    return I_OK;
}

```

```

int mysampleError(local, stask, mptr, errmsg, errcode)
mysampleLocal_t *local;
sbsTask_t *stask;
errModule_t *mptr;
char *errmsg;
int errcode;
{
    /* XXX module-dependent 'error' code goes here */

    /* If error is successfully cleared, then following line can be */
    /* changed to return SBS_CONTINUE or SBS_OFF */

    return SBS_ERROR;
}

int mysampleClear(local, stask, mptr, errmsg, errcode)
mysampleLocal_t *local;
sbsTask_t *stask;
errModule_t *mptr;
char *errmsg;
int errcode;
{
    /* XXX module-dependent 'clear' code goes here */

    /* If error is successfully cleared, then following line can be */
    /* changed to return SBS_OFF */

    return SBS_ERROR;
}

int mysampleSet(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'set' code goes here. (Optional) */
    return I_OK;
}

int mysampleGet(local, stask)
mysampleLocal_t *local;
sbsTask_t *stask;
{
    /* XXX module-dependent 'get' code goes here. (Optional) */
    return I_OK;
}

```

Listing A-1 (end): Sample of automatically generated code for quickly developing new reconfigurable software modules

Listing A-2 (start): Definition of SBS_MODULE macro, which allows underlying operating system code to automatically call functions based on the module name.

```
typedef struct {
    funcptr init;
    funcptr on;
    funcptr cycle;
    funcptr off;
    funcptr kill;
    funcptr error;
    funcptr clear;
    funcptr set;
    funcptr get;
    funcptr sync; /* Synchronize or block on this routine */
    funcptr reinit; /* reserved for future use */
    funcptr extra3;
} _sbsFunc_t;

#define SBS_MODULE(_q) unsigned _q##Local_s = sizeof(_q##Local_t); \
    int _q##Init(),_q##On(),_q##Cycle(),_q##Off(),_q##Kill(); \
    int _q##Error(),_q##Clear(),_q##Set(),_q##Get(),_q##Set(); \
    int _q##Get(),_q##Sync(),_q##Reinit(); \
    _sbsFunc_t _q##Func={_q##Init,_q##On,_q##Cycle,_q##Off,_q##Kill,\
    _q##Error,_q##Clear,_q##Set,_q##Get,_q##Sync,_q##Reinit};
```

Listing A-2 (end): Definition of SBS_MODULE macro, which allows underlying operating system code to automatically call functions based on the module name.

Bibliography

- [1] B Abbott et al, "Model-based software synthesis," *IEEE Software*, pp. 42-52, May 1993.
- [2] J. M. Adan, M. F. Magalhaes, "Developing reconfigurable distributed hard real-time control systems in STER," in *Algorithms and Architectures for Real-Time Control, Proc. of the IFAC Workshop* (Oxford, U.K.: Pergamon), pp. 147-52, September 1991.
- [3] J. S. Albus, H. G. McCain, and R. Lumia, "NASA/NBS standard reference model for telerobot control system architecture (NASREM)," NIST Technical Note 1235, 1989 Edition, National Institute of Standards and Technology, Gaithersburg, MD 20899, April 1989.
- [4] M. A. Arbib and H. Ehrig, "Linking Schemas and Module Specifications for Distributed Systems," in *Proc. of 2nd IEEE Workshop on Future Trends of Distributed Computing Systems*, Cairo, Egypt, September 1990.
- [5] D. Barstow, "An experiment in knowledge-based automatic programming," *Artificial Intelligence*, vol.12, pp. 73-119, 1979.
- [6] B. W. Beach, "Connecting software components with declarative glue," in *Proc. of International Conference on Software Engineering*, Melbourne, Australia, pp. 11-15, May 1992.
- [7] T. E. Bihari, P. Gopinath, "Object-oriented real-time systems: concepts and examples," *IEEE Computer*, vol. 25, no. 12, pp. 25-32, December 1992.
- [8] W. Blokland and J. Sztipanovits, "Knowledge-based approach to reconfigurable control systems," in *Proc. of 1988 American Control Conference*, Atlanta, Georgia, pp. 1623-1628, June 1988.
- [9] G. Booch, "Object-oriented development," *IEEE Transactions on Software Engineering*, vol. SE-12, no. 2, pp. 211-221, February 1986.
- [10] H. B. Brown, M. B. Friedman, T. Kanade, "Development of a 5-DOF walking robot for space station application: overview," in *Proc. of 1990 IEEE International Conference on Systems Engineering*, Pittsburgh, Pennsylvania, pp. 194-197, August 1990.
- [11] A. Burns, "Distributed hard real-time systems: what restrictions are necessary," *Real-Time Systems, Theory and Applications*, (North Holland: Elsevier Science Publishing B.V.), 1990.

- [12] M.-I. Chen and K.-J. Lin, "Dynamic priority ceilings: a concurrency control protocol for real-time systems," *The Journal of Real-Time Systems*, vol. 2, no. 4, pp. 325-346, November 1990.
- [13] I. J. Cox and N. H. Gehani, "Exception handling in robotics," *IEEE Computer*, vol. 22, no. 3, pp. 43-49, March 1989.
- [14] J. J. Craig, *Introduction to Robotics*, 2nd Ed., (Reading, Massachusetts: Addison Wesley Publishing Company), 1989.
- [15] A. Gates and D. Cooke, "On a fundamental relationship between software reuse and software synthesis," in *Proc. of the 25th Hawaii International Conference on System Sciences*, Kauai, Hawaii, pp. 7-10, January 1992.
- [16] M. W. Gertz, D. B. Stewart, and P. K. Khosla, "A Software architecture-based human-machine interface for reconfigurable sensor-based control systems," in *Proc. of 8th IEEE International Symposium on Intelligent Control*, Chicago, Illinois, August 1993.
- [17] M.W. Gertz, D.B. Stewart, B. Nelson, and P.K. Khosla, "Using hypermedia and reconfigurable software assembly to support virtual laboratories and factories," in *Proc. of 5th International Symposium on Robotics and Manufacturing (ISRAM)*, Maui, Hawaii, August 1994.
- [18] J. B. Goodenough, "Exception handling: issues and a proposed notation," *Comm. of the ACM*, vol.18, no. 12, pp. 683-696, December 1975.
- [19] N. Haberman, D. Notkin, "Gandalf: software development environments," *IEEE Transactions on Software Engineering*, vol.12, no.12, pp. 1117-1127, December 1986.
- [20] F. N. Hill, "Negotiated interfaces for software reusability," Tech. Report AI-85-16 (Ph.D. Thesis), A.I. Lab, CS Dept., University of Texas at Austin, 1985.
- [21] K. Ho, J.H. Rice, and J. Srivastava, "Real-time scheduling of multiple segment tasks," in *Proc. of 14th Annual International Computer Software and Applications Conference*, Chicago, Illinois, pp. 680-686, November 1990.
- [22] R.B. Hughes, "Automatic software verification and synthesis," in *Proc. of Second International Conference on Software Engineering for Real-Time Systems*, Cirencester, UK, pp. 18-20, September 1989.
- [23] Ironics Incorporated, *IV3230 VMEbus Single Board Computer and MultiProcessing Engine User's Manual*, Technical Support Group, 798 Cascadilla Street, Ithaca, New York 14850.
- [24] Y. Ishikawa, H. Tokuda, and C.W. Mercer, "An object-oriented real-time programming language," *IEEE Computer*, vol.25, no.10, pp.66-73, October 1992.

- [25] K. Jeffay, D.F. Stanat, and C.U. Martel, "On non-preemptive scheduling of periodic and sporadic tasks," in *Proc. of Real-Time Systems Symposium*, pp. 129-39, December 1991.
- [26] R.K. Jullig, "Applying formal software synthesis," *IEEE Software*, vol.10, no.3, pp. 11-22, May 1993.
- [27] T. Kanade, P.K. Khosla, and N. Tanaka, "Real-time control of the CMU Direct Drive Arm II using customized inverse dynamics," in *Proc. of the 23rd IEEE Conference on Decision and Control*, Las Vegas, NV, pp. 1345-1352, December 1984.
- [28] L. Kelmar and P. K. Khosla, "Automatic generation of forward and inverse kinematics for a reconfigurable modular manipulators systems," in *Journal of Robotics Systems*, vol.7, no.4, pp. 599-619, August 1990.
- [29] K.B. Kenny and K.J. Lin, "Building flexible real-time systems using FLEX language," *IEEE Computer*, vol. 24, no.5, pp. 70-78, May 1991.
- [30] P. K. Khosla, R. S. Mattikalli, B. Nelson, and Y. Xu, "CMU Rapid Assembly System," in *Video Proc. of the 1992 IEEE International Conference on Robotics and Automation*, Nice, France, May 1992.
- [31] D. A. Lamb, "IDL: Sharing intermediate representations," *ACM Transactions on Programming Languages and Systems*, vol.9, no.3, pp. 297-318, July 1987.
- [32] S.J. Leffler, M.K. McKusick, M.J. Karels, and J.S. Quarterman, *Design and Implementation of the 4.3BSD UNIX Operating System*, Addison-Wesley, 1989.
- [33] J. Lehoczky, L. Sha, and Y. Ding, "The rate monotonic scheduling algorithm: exact characterization and average case behavior," in *Proceedings 10th IEEE Real-Time Systems Symposium*, Santa Monica, CA, December 1989, pp. 166-171.
- [34] J. P. Lehoczky, L. Sha, and J. K. Strosnider, "Enhanced aperiodic responsiveness in hard real-time environments," in *Proc. of 8th IEEE Real-Time Systems Symposium*, pp. 261-270, December 1987.
- [35] S.T. Levi, S.K. Tripath, S.D. Carson, and A.K. Agrawala, "The Maruti hard real-time operating system," *Operating Systems Review*, vol.23, no.3, pp. 90-105, July 1989.
- [36] C. L. Liu, and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real time environment," *Journal of the Association for Computing Machinery*, v.20, n.1, January 1973, pp. 44-61.
- [37] D. M. Lyons and M. A. Arbib, "A formal model of computation for sensory-based robotics," *IEEE Transactions on Robotics and Automation*, vol 5, no. 3, pp. 280-293, June 1989.
- [38] J. Magee, J. Kramer, M. Sloman, and N. Dulay, "An overview of the REX software architecture," in *Proc. of Second IEEE Workshop on Future Trends of Distributed Computing Systems*, Cairo, Egypt, pp. 396-402, September 1990.

- [39] B. Markiewicz, "Analysis of the computed-torque drive method and comparison with the conventional position servo for a computer-controlled manipulator," Technical Memorandum 33-601, The Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California, March 1973.
- [40] C. W. Mercer, S. Savage, and H. Tokuda, "Processor capacity reserves: an abstraction for managing processor usage," in *Proc. of Workshop on Workstation Operating Systems*, October 1993.
- [41] Microware, *The OS-9 Catalog*, (Des Moines, Iowa 50322), 1989.
- [42] D. Miller and R. C. Lennox, "An object-oriented environment for robot system architectures," in *Proc. of 1990 IEEE International Conference on Robotics and Automation*, Cincinnati, Ohio, pp. 352-361, May 1990.
- [43] Motorola, Inc., *MC68030 enhanced 32-bit microprocessor user's manual*, Third Ed., (Prentice Hall: Englewood Cliffs, New Jersey) 1990.
- [44] Motorola Microsystems, *The VMEbus Specification*, Rev. C.1, 1985.
- [45] L. R. Nackman and R. H. Taylor, "A hierarchical exception handler binding mechanism," *Software: Practice and Experience*, vol. 14, no. 10, pp. 999-1007, October 1984.
- [46] N. P. Papanikolopoulos, P. K. Khosla, and T. Kanade, "Vision and control techniques for robotic visual tracking", in *Proc. of 1991 IEEE International Conference on Robotics and Automation*, pp. 857-864, May 1991.
- [47] J. Purtilo, "The Polyolith software bus," Tech. Report TR-2469, University of Maryland, 1990.
- [48] J. M. Purtilo and J. M. Atlee, "Module reuse by interface adaptation," *Software-Practice and Experience*, vol.21, no.6, pp. 539-556, June 1991.
- [49] R. Rajkumar, L. Sha, and J. P. Lehoczky, "Real-time synchronization protocols for multiprocessors," in *Proc. of 9th IEEE Real-Time Systems Symposium*, December 1988.
- [50] R. Rajkumar, "Real-time synchronization protocols for shared memory multiprocessors," in *Proc. of 10th International Conference on Distributed Computing Systems*, Paris, France, pp. 116-123, June 1990.
- [51] C. Rattray, J. McInnes, A. Reeves, and M. Thomas, "Knowledge-based software production: from specification to program," in *UT IK 88 Conference Publication*, pp. 99-102, July 1988.
- [52] J. F. Ready, "VRTX: A real-time operating system for embedded microprocessor applications," *IEEE Micro*, vol. 6, pp. 8-17. August 1986.

- [53] S. Ritz, M. Pankert, and H. Meyr, "High level software synthesis for signal processing systems," in *Proc. of the International Conference on Application Specific Array Processors*, Berkeley, California, pp. 4-7, August 1992.
- [54] D. E. Schmitz, P. K. Khosla, and T. Kanade, "The CMU reconfigurable modular manipulator system," in *Proc. of the International Symposium and Exposition on Robots* (designated 19th ISIR), Sydney, Australia, pp. 473-488, November 1988.
- [55] S. A. Schneider, M. A. Ullman, and V. W. Chen, "ControlShell: a real-time software framework," in *Proc. of 1991 International Conference on Systems Engineering*, Dayton, Ohio, pp. 129-134, August 1991.
- [56] K. Schwan, P. Gopinath, and W. Bo, "Chaos: kernel support for objects in the real-time domain," *IEEE Transactions on Computers*, vol. C-36, no. 8, pp. 904-916, August 1987.
- [57] L. Sha, J. P. Lehoczky, and R. Rajkumar, "Solutions for some practical problems in prioritized preemptive scheduling," in *Proc. of 10th IEEE Real-Time Systems Symposium*, Santa Monica, CA, December 1989.
- [58] L. Sha, R. Rajkumar, and J. P. Lehoczky, "Priority inheritance protocols: an approach to real-time synchronization," Carnegie Mellon University, Dept. of Computer Science, Tech Report #CMU-CS-87-181, November 1987.
- [59] M. Shaw, "Abstraction techniques in modern programming languages," *IEEE Software*, vol. 1, no. 4, p. 10, October 1984.
- [60] A. Silberschatz, J. L. Peterson, and P. B. Galvin, *Operating System Concepts*, Third Edition, (Reading, Mass: Addison-Wesley), pp. 142-144 (algorithm 3), 1989.
- [61] R. Simmons, "Concurrent planning and execution of autonomous robots," *IEEE Control Systems Magazine*, vol.12, no.1, pp. 46-50, February 1992.
- [62] T. E. Smith and D. E. Setliff, "Towards an automatic synthesis system for real-time software," in *Proc. of Real-Time Systems Symposium*, San Antonio, Texas, pp. 34-42, Dec. 1991.
- [63] B. Sprunt, J. Lehoczky, and L. Sha, "Exploiting unused periodic time for aperiodic service using the extended priority exchange algorithm," in *Proc. of Real-Time Systems Symposium*, (Huntsville, Alabama), pp. 251-268, December 1988.
- [64] B. Sprunt, L. Sha, and J. Lehoczky, "Aperiodic task scheduling for hard real-time systems," *Journal of Real-Time Systems*, v.1, n.1, Nov 1989, pp. 27-60.
- [65] M. Steenstrup, M. A. Arbib, and E. G. Manes, "Port automata and the algebra of concurrent processes," *Journal of Computer and System Sciences*, vol. 27, no. 1, pp. 29-50, August 1983.
- [66] J. A. Stankovic and K. Ramamritham, "The design of the Spring kernel," in *Proc. of Real-Time Systems Symposium*, pp. 146-157, December 1987.

- [67] D. B. Stewart, D. E. Schmitz, and P. K. Khosla, "The Chimera II real-time operating system for advanced sensor-based robotic applications," *IEEE Transactions on Systems, Man, and Cybernetics*, vol. 22, no. 6, pp. 1282-1295, November/December 1992.
- [68] D. B. Stewart, R. A. Volpe, and P. K. Khosla, "Design of dynamically reconfigurable real-time software using port-based objects," The Robotics Institute, Carnegie Mellon University Tech. Report #CMU-TR-RI-93-11, July 1993.
- [69] D. B. Stewart, "CHIMERA II: A real-time UNIX-compatible multiprocessor environment for sensor-based robot control," Master's Thesis, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania, December 1989.
- [70] D. B. Stewart and P. K. Khosla, *Chimera 3.1 Real-Time Programming Environment*, Program Documentation, Dept. of Elec. and Comp. Engineering and The Robotics Institute, Carnegie Mellon University, Pittsburgh, PA 15213; to obtain copy electronically, send email to <chimera@cmu.edu>; July 1993.
- [71] D. B. Stewart and P. K. Khosla, "Real-time scheduling of dynamically reconfigurable systems," in *Proc. of 1991 International Conference on Systems Engineering*, Dayton, Ohio, pp. 139-142, August 1991.
- [72] D. B. Stewart, R. A. Volpe, and P. K. Khosla, "Integration of real-time software modules for reconfigurable sensor-based control systems," in *Proc. 1992 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS '92)*, Raleigh, North Carolina, pp. 325-333, July 1992.
- [73] D. B. Stewart, D. E. Schmitz, and P. K. Khosla, "Implementing real-time robotic systems using CHIMERA II," in *Proc. of 1990 IEEE International Conference on Robotics and Automation*, Cincinnati, Ohio, pp. 598-603, May 1990.
- [74] J. K. Strosnider, T. Marchok, and J. Lehoczky, "Responsive, deterministic IEEE 802.5 Token Ring Scheduling," *Journal of Real-Time Systems*, vol.1, no.2, pp. 133-158, September 1989.
- [75] S.T. Venkataraman, S. Gulati, J. Barhen, and N. Toomarian, "Experiments in parameter learning and compliance control using neural networks," in *Proceedings of the 1992 American Control Conference, July 1992*.
- [76] M. L. Visinsky, I. D. Walker, and J. R. Cavallaro, "Robotic fault tolerance: algorithms and architectures," in *Robotics and Remote Systems in Hazardous Environments* (Englewood Cliffs, NJ: Prentice Hall), pp. 53-73, 1993.
- [77] VMETRO Inc., *VBT-321 Advanced VMEbus Tracer User's Manual*, 2500 Wilcrest, Suite 530, Houston, Texas 77042.
- [78] R. A. Volpe, *Real and Artificial Forces in the Control of Manipulators: Theory and Experimentation*, Ph.D. Thesis, Dept. of Physics, Carnegie Mellon University, Pittsburgh, Pennsylvania, September 1990.

- [79] C. Wampler and L. Leifer, "Applications of damped least-squares methods to resolved-rate and resolved-acceleration control of manipulators," *ASME Journal of Dynamic Systems, Measurement, and Control*, vol. 110, pp. 31-38, 1988.
- [80] P. Wegner, "Concepts and paradigms of object-oriented programming," *OOPS Messenger*, vol.1, no.1, pp.7-87, August 1990.
- [81] Wind River Systems, Inc., *VxWorks Reference Manual*, Release 4.0.2, (Alameda, California 94501) 1990.
- [82] Wind River Systems, Inc., *VxWorks Reference Manual*, Release 6, (Alameda, California 94501) 1993.
- [83] X. Yuan and A. K. Agrawala, "A decomposition approach to non-preemptive scheduling in hard real-time systems," in *Proc. of Real-Time Systems Symposium*, Santa Monica, California, pp. 12-16, December 1989.
- [84] W. Zhao, K. Ramamritham, and J. A. Stankovic, "Scheduling tasks with resource requirements in hard real-time systems", *IEEE Transactions on Software Engineering*, v.SE-13, n.5, pp. 564-577, May 1987.
- [85] W. Zhao, K. Ramamritham, and J. A. Stankovic, "Preemptive scheduling under time and resource constraints," *IEEE Transactions on Computers*, v.C-36, n.8, pp. 949-960, August 1987.

